Received: by 10.223.176.46 with SMTP id f43csp2178247wra; Sun, 21 Jan 2018 13:14:44 -0800 (PST) X-Google-Smtp-Source: AH8x226BwH2XMiUv82VA5d8qyMfU5k6WhcnNz+deR1zUa2rcNQfnP4aNYLVDcKPLiKhQ2XUsTAgh X-Received: by 2002:a17:902:62:: with SMTP id 89-v6mr2326397pla.284.1516569284490; Sun, 21 Jan 2018 13:14:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516569284; cv=none; d=google.com; s=arc-20160816; b=ijSqBcOg66AMHvqEP+hY+AAl3xrmfJ3B/2W/RUooH9Hxpt/LnRMiCF4FS3yW0bo99T swH/YrXMsDDKjAXb0xmNOgCg20DyCWMAsI8UrmL3UvqF3eSB9MA8WF95ejd8VL8tPYlk iLsx8mLIpPxwYjjefQAvv+JfuuzPK9VdlVED46lyI7327hF0cQkCw2DTKqHYpmTqT8Gr CwoKEX0k1NKDYgB/+fvbEnYsAmVNgHZpIKTG3AYcriETV/HY9sbWTfl7DC5PIu8LyQts jw066XYs9KH5W6ALqGhTRGGiAC+kpYRsZcUqFYFj99LF/hiTjUBneTE3RRjFVlR1LcAF TF9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=rkZE4Qv0PQX8wiDct3P6ZPYa0X89ly4wQ0fIK2QAGbo=; b=fjZtk2RaB3yLnU/X/waep54kQ5UGwNRdYK4bAWynu340sD4eFL0LFhGou5SnIY2vqM wt/jOPeeKeq+Kd9Ep6RKWloDnhcZTUhhdTxr648Xw9+6uybo3CbaF3adO2lMqk+5o9t0 kyp65sSbbXVRNRKo5Mt4wJ7U93qhoyrE0UjYdFsGlt9Jtzz937Fm3pQCs4GojZ2Qst8f VJuoUJgaJL6Uh06Gc2LKKUVY+HCJrIlB0fCNawlpbLaedoo1rn9rwmD5gqh+A7JcYTSz Gz0CCpDc9WPpMIdmj8UVL1GwGUHFZ4/GZS+Xgh0RktbScfR1+eFhhW23HiD4wWzljQf3 a0Pw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q2si452347pgd.331.2018.01.21.13.14.29; Sun, 21 Jan 2018 13:14:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751134AbeAUVOD (ORCPT + 99 others); Sun, 21 Jan 2018 16:14:03 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:55105 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751080AbeAUVOB (ORCPT ); Sun, 21 Jan 2018 16:14:01 -0500 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w0LL9dsf012955; Sun, 21 Jan 2018 22:13:28 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2fmstb1gkj-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Sun, 21 Jan 2018 22:13:28 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 3DDEE31; Sun, 21 Jan 2018 21:13:27 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas22.st.com [10.75.90.92]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 0FA38523E; Sun, 21 Jan 2018 21:13:27 +0000 (GMT) Received: from SAFEX1HUBCAS23.st.com (10.75.90.47) by Safex1hubcas22.st.com (10.75.90.92) with Microsoft SMTP Server (TLS) id 14.3.352.0; Sun, 21 Jan 2018 22:13:27 +0100 Received: from localhost (10.129.6.194) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.352.0; Sun, 21 Jan 2018 22:13:26 +0100 From: Philippe Cornu To: Yannick Fertre , Philippe Cornu , Benjamin Gaignard , Vincent Abriou , David Airlie , "Rob Herring" , Mark Rutland , "Maxime Coquelin" , Alexandre Torgue , , , , CC: Mickael Reulier , Gabriel Fernandez , Ludovic Barre Subject: [PATCH] dt-bindings: display: stm32: add pixel clock mandatory property Date: Sun, 21 Jan 2018 22:13:15 +0100 Message-ID: <20180121211315.31562-1-philippe.cornu@st.com> X-Mailer: git-send-email 2.15.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.129.6.194] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-01-21_10:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the DPI/RGB input pixel clock in mandatory properties because it really offers a better preciseness for timing computations. Signed-off-by: Philippe Cornu --- Please apply "dt-bindings: display: stm32: correct clock-names in dsi panel example" before this patch. Changes in v3: remove the note regarding swapped clock names (now in a separate patch). Changes in v2: put new clock in last position (Rob Herring) Documentation/devicetree/bindings/display/st,stm32-ltdc.txt | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt index 3eb1b48b47dd..942b7237ae87 100644 --- a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt +++ b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt @@ -29,6 +29,7 @@ Mandatory properties specific to STM32 DSI: - compatible: "st,stm32-dsi". - clock-names: - phy pll reference clock string name, must be "ref". + - DPI/RGB input pixel clock string name, must be "px_clk". - resets: see [5]. - reset-names: see [5]. @@ -97,8 +98,9 @@ Example 2: DSI panel #size-cells = <0>; compatible = "st,stm32-dsi"; reg = <0x40016c00 0x800>; - clocks = <&rcc 1 CLK_F469_DSI>, <&clk_hse>; - clock-names = "pclk", "ref"; + clocks = <&rcc 1 CLK_F469_DSI>, <&clk_hse>, + <&rcc 1 CLK_LCD>; + clock-names = "pclk", "ref", "px_clk"; resets = <&rcc STM32F4_APB2_RESET(DSI)>; reset-names = "apb"; -- 2.15.1