Received: by 10.223.176.46 with SMTP id f43csp2646292wra; Mon, 22 Jan 2018 00:48:35 -0800 (PST) X-Google-Smtp-Source: AH8x224q6gMYZhY6+AopRtrIEAGVK+e57r3j8jbR2fe1Mr+LIXeYXH5qnGVnkRgRs135dLtXv6tm X-Received: by 10.98.78.148 with SMTP id c142mr7770079pfb.153.1516610915435; Mon, 22 Jan 2018 00:48:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516610915; cv=none; d=google.com; s=arc-20160816; b=fpqgf2YED+aDR9HziWITnOW/lmCPcgcmeShGsS947vTtv2IxMDJbDCP3zsFIIG3haj DXaYejPgIh1G+6T4fdLxD0bB8r964x5VaUf5Lb52SeKLlW6cbAX6uxH2ZqRKJzC8/Rel BLLHQeQYXbzWG0ch1pqEYaPQF9ze4p+BSeVOH/57jM0E0D6AwTPm6Bh79Ot2P1wbWOB1 BVbMoqKvc40zOqF8HzFBo8eS4C1tOnhsPoKcf/54pQXtuSlJnHynri6MNdUGzwE0K5NI 3bwtfRi7nWyYiJ/lMYO1uzSx7gCHmoqwWt6xBhNVNL497aatD9hDuA8+qw4kiXnie3lS U9Nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=3+RmqDYoR+dGOwuJBIQgjylQVxad3tcDzvRLF3BR4MY=; b=oLsOMT6GDn+5laaf1jFJRmMooBsY398ogwS+fG+QOuEjGTk3SjuooF1cggEZDV1huD GDD+Q9hWZUBIv66CMBBXe1Baqf49+4tcSn1RvK0gpEQuEYet3GO3S5VZnVSvyRagOPjL 5RvXozptv21206XedWCDYSYCZ41WiIGD4O+RDHSxqB1swG8mY6CCXm4kwY8gQ+G8kmOQ iqtPhDbVHsy1hJn+fZGbUVHrRSyJdenCRE6NoY0Djsx/+4/4e+XgAeUZccY9BlNLjnqt Jb+Kmur1twwsBUZoN/wQo8ZNktnDqwvxmG1EwqYA5PqtiK02hiRMCG/coDteMgT4PJte h8rQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k8si10703146pgc.482.2018.01.22.00.48.21; Mon, 22 Jan 2018 00:48:35 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751963AbeAVIrX (ORCPT + 99 others); Mon, 22 Jan 2018 03:47:23 -0500 Received: from esa3.microchip.iphmx.com ([68.232.153.233]:35314 "EHLO esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751859AbeAVIrT (ORCPT ); Mon, 22 Jan 2018 03:47:19 -0500 X-IronPort-AV: E=Sophos;i="5.46,395,1511852400"; d="scan'208";a="10750300" Received: from exsmtp03.microchip.com (HELO email.microchip.com) ([198.175.253.49]) by esa3.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 22 Jan 2018 01:47:18 -0700 Received: from [10.145.6.87] (10.10.76.4) by chn-sv-exch03.mchp-main.com (10.10.76.49) with Microsoft SMTP Server id 14.3.352.0; Mon, 22 Jan 2018 01:47:17 -0700 Subject: Re: [PATCH v2 02/16] pwm: pxa: update documentation regarding pwm-cells To: Rob Herring CC: , , , , , , , , , , , , , , , , Mike Dunn References: <1515766983-15151-1-git-send-email-claudiu.beznea@microchip.com> <1515766983-15151-3-git-send-email-claudiu.beznea@microchip.com> <20180119223024.m5kuc6467xmgkgac@rob-hp-laptop> From: Claudiu Beznea Message-ID: <6889fdc0-6d61-830e-dad5-2efc02b1b277@microchip.com> Date: Mon, 22 Jan 2018 10:47:13 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.5.0 MIME-Version: 1.0 In-Reply-To: <20180119223024.m5kuc6467xmgkgac@rob-hp-laptop> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 20.01.2018 00:30, Rob Herring wrote: > On Fri, Jan 12, 2018 at 04:22:49PM +0200, Claudiu Beznea wrote: >> pwm-cells should be at least 2 to provide channel number and period value. >> >> Cc: Mike Dunn >> Signed-off-by: Claudiu Beznea >> --- >> Documentation/devicetree/bindings/pwm/pxa-pwm.txt | 6 +++--- >> 1 file changed, 3 insertions(+), 3 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/pwm/pxa-pwm.txt b/Documentation/devicetree/bindings/pwm/pxa-pwm.txt >> index 5ae9f1e3c338..a0e20edeeebc 100644 >> --- a/Documentation/devicetree/bindings/pwm/pxa-pwm.txt >> +++ b/Documentation/devicetree/bindings/pwm/pxa-pwm.txt >> @@ -10,7 +10,7 @@ Required properties: >> Note that one device instance must be created for each PWM that is used, so the >> length covers only the register window for one PWM output, not that of the >> entire PWM controller. Currently length is 0x10 for all supported devices. >> -- #pwm-cells: Should be 1. This cell is used to specify the period in >> +- #pwm-cells: Should be 2. This cell is used to specify the period in >> nanoseconds. > > What's the new cell? channel? Does the PXA PWM have more than one > channel? If not, then you shouldn't add a cell. The new cell had to be period, to have a generic OF function in the kernel, to parse the pwms bindings for all PWMs, something like pwms=. After several discussions on this series, I found that old DT binaries must be compatible with latest kernel version and this series doesn't guarantee this. So I will drop this change in next version. Thank you, Claudiu Beznea > > Rob >