Received: by 10.223.176.46 with SMTP id f43csp2990592wra; Mon, 22 Jan 2018 06:47:31 -0800 (PST) X-Google-Smtp-Source: AH8x226gC6/iBo4aqlToMiDeBgfNQGZUV8iKpj0ZCpjoF1MZfSAvUu+1rogCXOccFyKM499P8KAJ X-Received: by 2002:a17:902:aa88:: with SMTP id d8-v6mr3702069plr.171.1516632450937; Mon, 22 Jan 2018 06:47:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516632450; cv=none; d=google.com; s=arc-20160816; b=IIU7vEix12D6IB0BmUk6mgoM+xOIic69I7dAeJpbP6SGcfJaB28bG0EvAoYl4hD+8d Sv3g44EYHHOhVeGVu8kvKJS5na55c1BtsYAPOOVvJA+Eo1+W/Dm+xvvaG3R1Gf2UwRHr h+n3WQ8WxZ8JnilTlwEcmjyYJdj4wsNgxo8ZojX9Xp5H4H2pzuZd87VTvFlr517kvR4j 1el3Ou8uZr0UadA/xeCs3GE6QhN1rYdxviwtwY/EuIwvPZEA6DCIYZ+Ajzn2G8tPLae+ meaGEtmTvS9l0Ic3hydKjE7VnUHQE/Fd/aFGFDzMSz9TK8Ppx1Ir6dT0Ad9V6c/lacPB 7AOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dmarc-filter :arc-authentication-results; bh=lesIS2gZFbOY1Eb5M17ecLMF0s/wnXc2qOK1V65NSFY=; b=skJU0IQVCdk/otLS3Z9CN0a10ClamwWURRLfVLOsp7pZQ2RIKvuegrcoTXI1tsFcmR Lgya08hg5FLB4UMzptHhw3lFuYMib8popLbBT9Pwe0c86VXbbn8AXBf4ejg4pPQOutX6 R6tSc6XGrdlbWusv2qYp9YsgiuuCHaJC8CmgvkF96wDM1A7Y1PgCBaqGlV7vkFwj7Po/ nqo7Cw7A2LKu1jXzhVU0F1mqxcntdvRyS8Q2C/SuT+frDt9TFfjzf+eTZGO97JGzFH1k zTBpdeg50dUxLiTj2uZ2LsvFHPPDp0oMPmUIOYF5pcQJbGLK26cFzXtXD7UFrrkJwPuA EiHA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u12-v6si3561973plz.222.2018.01.22.06.47.16; Mon, 22 Jan 2018 06:47:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751255AbeAVOqh (ORCPT + 99 others); Mon, 22 Jan 2018 09:46:37 -0500 Received: from mail.kernel.org ([198.145.29.99]:59382 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750945AbeAVOqf (ORCPT ); Mon, 22 Jan 2018 09:46:35 -0500 Received: from mail-qt0-f170.google.com (mail-qt0-f170.google.com [209.85.216.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id C747E21787; Mon, 22 Jan 2018 14:46:34 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C747E21787 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=robh+dt@kernel.org Received: by mail-qt0-f170.google.com with SMTP id s39so21306666qth.7; Mon, 22 Jan 2018 06:46:34 -0800 (PST) X-Gm-Message-State: AKwxyte1j1TCWXumC4LQU1PyrbzIv667bVc/v8IfJ+HYykAH+vAz6V9H WDuJn5yvXrYpiQPVnr2BzO+6rwpTxYtGNzghcA== X-Received: by 10.55.112.132 with SMTP id l126mr10063660qkc.296.1516632393915; Mon, 22 Jan 2018 06:46:33 -0800 (PST) MIME-Version: 1.0 Received: by 10.12.147.20 with HTTP; Mon, 22 Jan 2018 06:46:13 -0800 (PST) In-Reply-To: References: <20180121205807.30677-1-philippe.cornu@st.com> From: Rob Herring Date: Mon, 22 Jan 2018 08:46:13 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH] dt-bindings: display: stm32: correct clock-names in dsi panel example To: Philippe CORNU Cc: Yannick FERTRE , Benjamin Gaignard , Vincent ABRIOU , David Airlie , Mark Rutland , Maxime Coquelin , Alexandre TORGUE , dri-devel , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , "linux-kernel@vger.kernel.org" , Mickael REULIER , Gabriel FERNANDEZ , Ludovic BARRE Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jan 22, 2018 at 8:39 AM, Philippe CORNU wrote: > Hi Rob, > > On 01/22/2018 03:30 PM, Rob Herring wrote: >> On Sun, Jan 21, 2018 at 2:58 PM, Philippe Cornu wrote: >>> In the dsi panel example, clock names in the "clock-names" >>> field have been swapped: >>> * "pclk" (peripheral clock) is <&rcc 1 CLK_F469_DSI> on stm32f4 >>> * "ref" (dsi phy pll ref clock) is <&clk_hse> on stm32f4 >>> >>> Signed-off-by: Philippe Cornu >>> --- >>> Documentation/devicetree/bindings/display/st,stm32-ltdc.txt | 2 +- >>> 1 file changed, 1 insertion(+), 1 deletion(-) >>> >>> diff --git a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt >>> index 029252253ad4..3eb1b48b47dd 100644 >>> --- a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt >>> +++ b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt >>> @@ -98,7 +98,7 @@ Example 2: DSI panel >>> compatible = "st,stm32-dsi"; >>> reg = <0x40016c00 0x800>; >>> clocks = <&rcc 1 CLK_F469_DSI>, <&clk_hse>; >>> - clock-names = "ref", "pclk"; >>> + clock-names = "pclk", "ref"; >> >> There is no way to tell they are reversed because pclk is not even >> documented. Please fix that too. >> > > Many thanks for your review. > > pclk is already described in the generic part > (Documentation/devicetree/bindings/display/bridge/dw_mipi_dsi.txt). Ah, okay. > > In st,stm32-ltdc.txt (specific part), I have documented: "For all > mandatory properties & nodes, please refer to the related documentation > in [5]". > > Do you think it is clear enough? Yes. Please resend both patches and I'll apply. Rob