Received: by 10.223.176.46 with SMTP id f43csp4542425wra; Tue, 23 Jan 2018 10:43:52 -0800 (PST) X-Google-Smtp-Source: AH8x225H8MmqUEhyKtEYRPX1ASf3FQ96Hrig2BxKgBrg26+T0OzZA2DaJFV6GNYG/Obnm9I5dWUT X-Received: by 10.36.36.66 with SMTP id f63mr5126109ita.41.1516733032828; Tue, 23 Jan 2018 10:43:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516733032; cv=none; d=google.com; s=arc-20160816; b=AxiqLs2mvpUPpNJByKkIe+4MEcWaSB3N5uLW3V0PcpEupF8Z1WvSEcBk3XJRVJV3sN AzlyPSSkOc2hJKF12UcN7L4p3yMES3AgjX9BLENsEbz2fxqSXGvmiawYA80TH8Hu2udc 2Bgmnub3E4fFIamSGamHIRbOflvLqbLgxIucQUerPpSN4hFNpl8ONnj/aHTg6ar4dTml Z/GV2FxxVkNwkbIbV13oPxR+hZDM0vKLs9ZMBS22lnPkQksoE2HXRvUJ1dnPTmvkS4yV 6gtOdpdEbtMAjHJz6M3B7f/ej/d5HK5j4AkJUgqLoauQjUPP4m+UYiDCbg25TNfHHZMr iHdQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:to:subject:arc-authentication-results; bh=UBqLVJcKqbO0kCDOAv3y+ZxFhGYfmCWkObFwOlV2bnk=; b=gnVzNzpQjucSzcXWq8aGls/IDQc06QJF7276shyGrMXay1vgGUPTFrm9ia+SxmfeqW o08OMk1jUPC3ZFLT3XU136zGpt7Cc5xTvrMuQWt+PXcSLzTwgcKgzj+VnKUa8XDQoWeN tcNpm3ihiuhYZ1clJZrlR3wLQR1qqxg9PR8B1tc4eLf8JJm/md6aQitbU3dEYeluTwU7 uSXmdVSXRkY7xSly5FK2Uz+n0EiAWDn1WHDZqHBSli9Vs/pcqVD2USVqh6YH9Nbz20Wz v4B0hm2IOK0pGj2+DnefSZnX4V0PFYPZhLLZJiizebhszwlGZ08W0IfGkUA2zpgAgbzq pjuA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s8si10691444ioa.325.2018.01.23.10.43.38; Tue, 23 Jan 2018 10:43:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752259AbeAWSnM (ORCPT + 99 others); Tue, 23 Jan 2018 13:43:12 -0500 Received: from mga04.intel.com ([192.55.52.120]:65401 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751796AbeAWSnK (ORCPT ); Tue, 23 Jan 2018 13:43:10 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga007.jf.intel.com ([10.7.209.58]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 23 Jan 2018 10:43:09 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.46,402,1511856000"; d="scan'208";a="12037366" Received: from ray.jf.intel.com (HELO [10.7.201.17]) ([10.7.201.17]) by orsmga007.jf.intel.com with ESMTP; 23 Jan 2018 10:43:08 -0800 Subject: Re: [PATCH v2 2/5] x86/cpufeatures: Add Intel feature bits for Speculation Control To: David Woodhouse , arjan@linux.intel.com, tglx@linutronix.de, karahmed@amazon.de, x86@kernel.org, linux-kernel@vger.kernel.org, tim.c.chen@linux.intel.com, bp@alien8.de, peterz@infradead.org, pbonzini@redhat.com, ak@linux.intel.com, torvalds@linux-foundation.org, gregkh@linux-foundation.org, thomas.lendacky@amd.com References: <1516726375-25168-1-git-send-email-dwmw@amazon.co.uk> <1516726375-25168-3-git-send-email-dwmw@amazon.co.uk> From: Dave Hansen Message-ID: <3ebee57a-b116-68f6-0421-0640f5e552f5@intel.com> Date: Tue, 23 Jan 2018 10:43:07 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.5.0 MIME-Version: 1.0 In-Reply-To: <1516726375-25168-3-git-send-email-dwmw@amazon.co.uk> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 01/23/2018 08:52 AM, David Woodhouse wrote: > > diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h > index 7b25cf3..0a51070 100644 > --- a/arch/x86/include/asm/cpufeatures.h > +++ b/arch/x86/include/asm/cpufeatures.h > @@ -320,6 +320,9 @@ > /* Intel-defined CPU features, CPUID level 0x00000007:0 (EDX), word 18 */ > #define X86_FEATURE_AVX512_4VNNIW (18*32+ 2) /* AVX-512 Neural Network Instructions */ > #define X86_FEATURE_AVX512_4FMAPS (18*32+ 3) /* AVX-512 Multiply Accumulation Single precision */ > +#define X86_FEATURE_SPEC_CTRL (18*32+26) /* Speculation Control (IBRS + IBPB) */ > +#define X86_FEATURE_STIBP (18*32+27) /* Single Thread Indirect Branch Predictors */ > +#define X86_FEATURE_ARCH_CAPABILITIES (18*32+29) /* IA32_ARCH_CAPABILITIES MSR (Intel) */ Should we be adding flags (STIBP) for which we currently have no user in the kernel?