Received: by 10.223.176.46 with SMTP id f43csp853333wra; Wed, 24 Jan 2018 06:58:32 -0800 (PST) X-Google-Smtp-Source: AH8x224VCkRUbrx4a4hb5LCpQFsGPEdIdF4sUE0ObG7Fhn97dNoWpMtFfsg1miEP68KUjzt8MNp8 X-Received: by 10.101.78.201 with SMTP id w9mr9404434pgq.43.1516805912039; Wed, 24 Jan 2018 06:58:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516805912; cv=none; d=google.com; s=arc-20160816; b=zj84ZEZbenvSlicTlUlWB8vSD95mn69mNz+SBNl3XmHPS+S/H5/YXzGiaOaov6mjXc ANZEtG4cYrraGSlww+3qJq+Y+QgzbN8PvcdHRmaCxVfs8mm0AFzt2uI09n5RttgMMn9I qkiJ477ePZK3dh2HTS6sWPreIwKRVRMA0LuRN5C3cU8IpyQ9cxKznlB+G3OizBJMuDRs xnCD9DGYzn3Ac4Y7r+9ldqm5LdMkySyEXSzbVHYB0dMw8AntOgQ5BQr84TMCTpm/QTo6 0J+FWiDnqvxTRLxsz7Q9uDyNNNXTHAz132pTWHApKeRP6a8/aY+0FevhNhaTcdC8Y5mX XxsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature :arc-authentication-results; bh=OK8hn1VuQWTFHFGkD7UTGc4DoYLaUzMPo0VbtbKXY6o=; b=W3U/l4rK9QYRpQ5ym8W31AceAYRAV9B6cSa+71KLu6A6mc1XN70DoBMXGC0Gzc3Tej JVKY9l28GdVUfkTPDy64GOK+iRNNQuRodt1ud/e3ovP6uvgBGd3rKwNHoxYRD7zonmws teHtzF9Vp4lRkHrvnAa7chw9na9upMxEomD9bRrbMnfA+sz35D1O8nOdnSuADbjaOq5I IY3vV2NiUPGxwr3Eixl2ybGmftGqK/Ve9ipgsho7XTgGR9RZbQFoAhYb86bBRLP9VVM0 6vvW4qtJhQvrH2YoD8yvx10kNNeir6EdkIpTQzKuYAlcJZ70PD7ZLVvbqS5LHkvYM8DM exjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=MTiuwRew; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q2si237900pgd.331.2018.01.24.06.58.17; Wed, 24 Jan 2018 06:58:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=MTiuwRew; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934052AbeAXO4l (ORCPT + 99 others); Wed, 24 Jan 2018 09:56:41 -0500 Received: from mail-wr0-f193.google.com ([209.85.128.193]:41409 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933688AbeAXO4j (ORCPT ); Wed, 24 Jan 2018 09:56:39 -0500 Received: by mail-wr0-f193.google.com with SMTP id v15so4330873wrb.8 for ; Wed, 24 Jan 2018 06:56:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to :user-agent; bh=OK8hn1VuQWTFHFGkD7UTGc4DoYLaUzMPo0VbtbKXY6o=; b=MTiuwRewhFP7aVxgSsQq81V/Z8XW8wrp2JHdw0AnF+loXguXvWTThdE+NeTn0y5p5U tsG3rgfiLOusC8y8oI/6e8RXPmIBjcLjje4Pbihh8eM7ORmfq8rHVPhvioBETHWmrUWK cDShkbLfWbWEEKcUg56IqbFj2757kHm3eXFTw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to:user-agent; bh=OK8hn1VuQWTFHFGkD7UTGc4DoYLaUzMPo0VbtbKXY6o=; b=jOLDlZ5xVuZFncyR7MvOsMwilulYTxVTXL3ji853065g/vh1eX74QDRTkeaIb71kYM 7Rn3jJyjlJWp/W4e/bdarpfzZ2CX3wh1GFWEUWu17gWrlHuekGMqMJhkNdQpugopJTD8 RsuxStS8rTikyHAmXcw94fteeaGuG3+DHBjElczkhkAlTXlfJhO6bkiyPqSrM9GZTA2+ 7edsYkQdv8cT2wuVpwTj6hWGvKSg2y7Hkv2BpGDO4oPYJamj+ECcqwLgCvGAd1/QFBgT fKUTLb0T8vkXd3gt+mrW8TnkbyU7JJ5UV+ZnPzhoUdpxI2VcB+XBdxpAzbboU3XrnCQe My2w== X-Gm-Message-State: AKwxyteREYzM5l00TOYiiL0JZ40MVyGpIFb8n/GCi2anHCOYJjEJo9nv Ij3FJamL4m1k7JOqrszy8mX79ftWZJM= X-Received: by 10.223.135.187 with SMTP id b56mr5906111wrb.164.1516805797972; Wed, 24 Jan 2018 06:56:37 -0800 (PST) Received: from dell ([2.27.167.60]) by smtp.gmail.com with ESMTPSA id k20sm5622452wrk.37.2018.01.24.06.56.35 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 24 Jan 2018 06:56:35 -0800 (PST) Date: Wed, 24 Jan 2018 14:56:33 +0000 From: Lee Jones To: Fabrice Gasnier Cc: thierry.reding@gmail.com, robh+dt@kernel.org, alexandre.torgue@st.com, benjamin.gaignard@linaro.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, benjamin.gaignard@st.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org Subject: Re: [PATCH 4/8] mfd: stm32-timers: add support for dmas Message-ID: <20180124145633.tnblnqau7ncju7dp@dell> References: <1516106631-18722-1-git-send-email-fabrice.gasnier@st.com> <1516106631-18722-5-git-send-email-fabrice.gasnier@st.com> <20180123133234.xmep76cgdremnj47@dell> <20180123153035.2rvhspe2m5ej57op@dell> <20180123164121.xjzhypqe2u5c7zza@dell> <2e6afc46-9ad4-a858-29c7-692798ece82f@st.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <2e6afc46-9ad4-a858-29c7-692798ece82f@st.com> User-Agent: NeoMutt/20170609 (1.8.3) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 24 Jan 2018, Fabrice Gasnier wrote: > On 01/23/2018 05:41 PM, Lee Jones wrote: > > On Tue, 23 Jan 2018, Fabrice Gasnier wrote: > >> On 01/23/2018 04:30 PM, Lee Jones wrote: > >>> On Tue, 23 Jan 2018, Fabrice Gasnier wrote: > >>> > >>>> On 01/23/2018 02:32 PM, Lee Jones wrote: > >>>>> On Tue, 16 Jan 2018, Fabrice Gasnier wrote: > >>>>> > >>>>>> STM32 Timers can support up to 7 dma requests: > >>>>>> 4 channels, update, compare and trigger. > >>>>>> Optionally request part, or all dmas from stm32-timers MFD core. > >>>>>> Also, keep reference of device's bus address to allow child drivers to > >>>>>> transfer data from/to device by using dma. > >>>>>> > >>>>>> Signed-off-by: Fabrice Gasnier > >>>>>> --- > >>>>>> drivers/mfd/stm32-timers.c | 37 ++++++++++++++++++++++++++++++++++++- > >>>>>> include/linux/mfd/stm32-timers.h | 14 ++++++++++++++ > >>>>>> 2 files changed, 50 insertions(+), 1 deletion(-) > >>>>>> > >>>>>> diff --git a/drivers/mfd/stm32-timers.c b/drivers/mfd/stm32-timers.c > >>>>>> static int stm32_timers_probe(struct platform_device *pdev) > >>>>>> { > >>>>>> struct device *dev = &pdev->dev; > >>>>>> @@ -44,6 +61,7 @@ static int stm32_timers_probe(struct platform_device *pdev) > >>>>>> mmio = devm_ioremap_resource(dev, res); > >>>>>> if (IS_ERR(mmio)) > >>>>>> return PTR_ERR(mmio); > >>>>>> + ddata->phys_base = res->start; > >>>>> > >>>>> What do you use this for? > >>>> > >>>> This is used in in child driver (pwm) for capture data transfer by dma. > >>> > >>> Might be worth being clear about that. > >>> > >>> Perhaps pass in 'dma_base' (phys_base + offset) instead? > >> > >> I guess you've had a look at [PATCH 5/8] pwm: stm32: add capture > >> support. Are you talking about passing phys_base + TIM_DMAR ? > > > > I have and I am. > > > >> If this is the case, I'd prefer to keep phys base only if you don't > >> mind, and handle TIM_DMAR offset in pwm driver. This way, all dma slave > >> config is kept locally at one place. > >> Or do you mean something else ? > >> > >> Maybe I can add a comment here about this ? > >> Something like: > >> /* phys_base to be used by child driver, e.g. DMA burst mode */ > > > > I haven't seen the memory map for this device, so it's not easy for me > > to comment, but passing in the physical address of the parent MFD into > > a child device doesn't quite sit right with me. > > > > At what level does TIM_DMAR sit? Is it a child (PWM) specific > > property, or is it described at parent (Timer) level? > > > Hi Lee, > > This isn't child (PWM) specific. TIM_DMAR is described at timer level as > well as all timers DMA requests lines. Current patchset make it useful > for PWM capture. Basically, I think this can be seen as interrupts, as > each (0..7) dma request has an enable bit (in DIER: interrupt enable > register). This is similar as interrupts at timer level. > > So, I understand your point regarding passing physical address of the > parent MFD... Speaking of interrupts, I'd probably have looked at > irq_chip. Regarding dma, i'm not sure what is preferred way ? > > Another way maybe to export a routine (export symbol) from MFD core, to > handle dma transfer from there? > By looking into drivers/mfd, I found similar approach, e.g. > rtsx_pci_dma_transfer(). Do you think this is better approach ? > > Please let me know your opinion. It sounds fine in principle. You are in a better position to make that decision as you know the H/W more intimately than I, however it does sound like a good idea to abstract the DMA handling from the device if these aren't device-{level|specific} operations. -- Lee Jones Linaro Services Technical Lead Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog