Received: by 10.223.176.46 with SMTP id f43csp2396911wra; Thu, 25 Jan 2018 09:13:00 -0800 (PST) X-Google-Smtp-Source: AH8x227KUIrvMNxTCugBTygZs0PT71ei3uUZ2h/ahxtu0GLD78oZ5x0dmDAmp6K+eoVrs0fmzFno X-Received: by 2002:a17:902:2d81:: with SMTP id p1-v6mr3322528plb.275.1516900380739; Thu, 25 Jan 2018 09:13:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516900380; cv=none; d=google.com; s=arc-20160816; b=IMqXPyPB/fLUUgPcpbt9SyO5vWT/qpuui5nOZXqNTAYF46gwesoSgEo2XnRUZLWQID CkK//eqNZpna3scv6SZ1oXv8pcfkpSoL/q/awJ57zTWmJD4hqoc9Gs5cw5N6APHZHEs5 KNLd9YCewOGuSEIAHYeJygjkSTheW3ZEMAAnKaYnHkAIbTY3+HhydqRI+rOE8/Kp+2BZ gil/82SQSJ1bVJDZ3eiwzZx0sX+jncOaTLhd6Yzsdd4M5oipabACquyUCHuJo8R+RXtR MGCQHCWpOvxr7j2P2OBzu6wF+XyAO67W3w3cCQhUfzkkV8Q32QXTw5sKp/eL56HUIHV6 MjGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :arc-authentication-results; bh=T6h4SXJYygt+hGYOQDRXSooAu9zD3ylBDkiEoSfa2Ug=; b=X939IpgLe20LAHgml+2xprUidIZ6lJ/L0naR0M18dy9fU/6IURHRxoogK2X8OvlUU8 ZaCHjGKJQ52m9f9UiI+IW/296ETf4v2yLaH4T//+4drGsxQjwrPaWO9eH5qB3Uf7w6ga TszQY2zbSeDVEcnAHpOzJlLJyQ5g83IvxYZWhCXSmRPzEZDKTSDXHtqHOwyKvYXLLegS IWxL0pFka6QEVJdeKA18X2FK8PXt4JvrTLDqrLCkeKQmi9Eb/ePjptiv7O+oGYqRFRsA Fp8Yn3dTyxgeyEUhKAQ5PXQxma6BQbgZ5XX+uajlBYNxa4tF+i8NSAc/QzlVpw5sVF4N NqPw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g7si1770291pgc.663.2018.01.25.09.12.46; Thu, 25 Jan 2018 09:13:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751364AbeAYRLM (ORCPT + 99 others); Thu, 25 Jan 2018 12:11:12 -0500 Received: from mx1.redhat.com ([209.132.183.28]:1629 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750994AbeAYRLL (ORCPT ); Thu, 25 Jan 2018 12:11:11 -0500 Received: from smtp.corp.redhat.com (int-mx03.intmail.prod.int.phx2.redhat.com [10.5.11.13]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mx1.redhat.com (Postfix) with ESMTPS id 560B6B06CB; Thu, 25 Jan 2018 17:11:11 +0000 (UTC) Received: from redhat.com (ovpn-122-11.rdu2.redhat.com [10.10.122.11]) by smtp.corp.redhat.com (Postfix) with SMTP id 6747960BF4; Thu, 25 Jan 2018 17:11:10 +0000 (UTC) Date: Thu, 25 Jan 2018 19:11:10 +0200 From: "Michael S. Tsirkin" To: Paolo Bonzini Cc: Jason Wang , Radim =?utf-8?B?S3LEjW3DocWZ?= , Liran Alon , vkuznets@redhat.com, x86@kernel.org, linux-kernel@vger.kernel.org, kvm@vger.kernel.org Subject: Re: [PATCH] x86/kvm: disable fast MMIO when running nested Message-ID: <20180125185431-mutt-send-email-mst@kernel.org> References: <6690c53c-fc99-44ea-9090-6e7438c1bc98@default> <20180125141620.GA7663@flask> <2039380511.2539348.1516891762406.JavaMail.zimbra@redhat.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <2039380511.2539348.1516891762406.JavaMail.zimbra@redhat.com> X-Scanned-By: MIMEDefang 2.79 on 10.5.11.13 X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.39]); Thu, 25 Jan 2018 17:11:11 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jan 25, 2018 at 09:49:22AM -0500, Paolo Bonzini wrote: > > > Michael and Jason, any progress on implementing a fast virtio mechanism > > > that doesn't rely on undefined behavior? > > > > > > (Encode writing instruction length into last 4 bits of MMIO address, > > > side-channel say that accesses to the MMIO area always use certain > > > instruction length, use hypercall, ...) > > > > > > Thanks. > > > > No progress from my side. But we can use PIO for virtio 1.0 and it's > > faster than fast MMIO (qemu supports modern pio notification bar, we can > > make it as default). It looks to me that neither encoding nor hypercall > > will work for real hardware virtio device. > > Encoding the instruction length would work, the h/w virtio devices would > just ignore it. But... it is really ugly. > > Using PIO would be a small step backwards for PCIe. As long as the device > only needs *one* notification register (either MMIO or PIO) to initialize > successfully, it's okay. Then if there is no PIO space you'd just fall back > to the slower MMIO notification. > > Paolo A bigger issue for PIO is it's causing exits for hw devices. -- MST