Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Subject: Re: [PATCH v4 0/4] arm64/ras: support sea error recovery
To:     Tyler Baicar <tbaicar@codeaurora.org>, <catalin.marinas@arm.com>,
        <will.deacon@arm.com>, <mingo@redhat.com>, <mark.rutland@arm.com>,
        <ard.biesheuvel@linaro.org>, <james.morse@arm.com>,
        <Dave.Martin@arm.com>, <takahiro.akashi@linaro.org>,
        <stephen.boyd@linaro.org>, <bp@suse.de>, <julien.thierry@arm.com>,
        <shiju.jose@huawei.com>, <zjzhang@codeaurora.org>
References: <1506516620-20033-1-git-send-email-xiexiuqi@huawei.com>
 <d6fb667b-402c-00df-fc56-1252261fbbe1@codeaurora.org>
CC:     <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <linux-acpi@vger.kernel.org>,
        <wangxiongfeng2@huawei.com>, <zhengqiang10@huawei.com>,
        <gengdongjiu@huawei.com>, <huawei.libin@huawei.com>,
        <wangkefeng.wang@huawei.com>, <lijinyue@huawei.com>,
        <guohanjun@huawei.com>, <hanjun.guo@linaro.org>,
        <cj.chengjian@huawei.com>
From:   Xie XiuQi <xiexiuqi@huawei.com>
Message-ID: <7a14f1fb-6176-1033-8121-87c872c99c8c@huawei.com>
Date:   Fri, 26 Jan 2018 10:09:23 +0800
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:45.0) Gecko/20100101
 Thunderbird/45.8.0
MIME-Version: 1.0
In-Reply-To: <d6fb667b-402c-00df-fc56-1252261fbbe1@codeaurora.org>
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Hi Tyler,

On 2018/1/26 1:11, Tyler Baicar wrote:
> For this series - Tested-by: Tyler Baicar <tbaicar@codeaurora.org>
> 
> Note that this will probably need to be rebased on top of these patches:

Thank you for your testing, I'll rebase then.

> 
> https://patchwork.codeaurora.org/patch/415877/
> https://patchwork.codeaurora.org/patch/415879/
> 
> With that, the first patch should be able to be removed because the above patches already define the ARM error types:
> 
> +#define CPER_ARM_CACHE_ERROR            0
> +#define CPER_ARM_TLB_ERROR            1
> +#define CPER_ARM_BUS_ERROR            2
> +#define CPER_ARM_VENDOR_ERROR            3

-- 
Thanks,
Xie XiuQi