Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Xie XiuQi <xiexiuqi@huawei.com>
To:     <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <mingo@redhat.com>, <mark.rutland@arm.com>,
        <ard.biesheuvel@linaro.org>, <james.morse@arm.com>,
        <Dave.Martin@arm.com>, <takahiro.akashi@linaro.org>,
        <tbaicar@codeaurora.org>, <stephen.boyd@linaro.org>, <bp@suse.de>,
        <julien.thierry@arm.com>, <shiju.jose@huawei.com>,
        <zjzhang@codeaurora.org>
CC:     <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <linux-acpi@vger.kernel.org>,
        <xiexiuqi@huawei.com>, <wangxiongfeng2@huawei.com>,
        <zhengqiang10@huawei.com>, <gengdongjiu@huawei.com>,
        <huawei.libin@huawei.com>, <wangkefeng.wang@huawei.com>,
        <lijinyue@huawei.com>, <guohanjun@huawei.com>,
        <hanjun.guo@linaro.org>, <cj.chengjian@huawei.com>
Subject: [PATCH v5 3/3] arm64/ras: save error address from memory section for recovery
Date:   Fri, 26 Jan 2018 20:31:25 +0800
Message-ID: <1516969885-150532-4-git-send-email-xiexiuqi@huawei.com>
In-Reply-To: <1516969885-150532-1-git-send-email-xiexiuqi@huawei.com>
References: <1516969885-150532-1-git-send-email-xiexiuqi@huawei.com>
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

In some platform, when SEA triggerred, physical address might be
reported by memory section, so we save it for error recovery later.

Signed-off-by: Xie XiuQi <xiexiuqi@huawei.com>
Tested-by: Wang Xiongfeng <wangxiongfeng2@huawei.com>
Tested-by: Tyler Baicar <tbaicar@codeaurora.org>
---
 arch/arm64/kernel/ras.c | 31 +++++++++++++++++++++++++++++++
 1 file changed, 31 insertions(+)

diff --git a/arch/arm64/kernel/ras.c b/arch/arm64/kernel/ras.c
index 05d3871..4690193 100644
--- a/arch/arm64/kernel/ras.c
+++ b/arch/arm64/kernel/ras.c
@@ -140,3 +140,34 @@ void ghes_arm_process_error(struct ghes *ghes, struct cper_sec_proc_arm *err)
 	if (info_saved)
 		set_thread_flag(TIF_SEA_NOTIFY);
 }
+
+int ghes_mem_err_callback(struct notifier_block *nb, unsigned long val, void *data)
+{
+	bool info_saved = false;
+	struct ghes_mem_err *ghes_mem = (struct ghes_mem_err *)data;
+	struct cper_sec_mem_err *mem_err = ghes_mem->mem_err;
+
+	if ((ghes_mem->notify_type != ACPI_HEST_NOTIFY_SEA) ||
+	    (ghes_mem->severity != CPER_SEV_RECOVERABLE))
+		return 0;
+
+	if (mem_err->validation_bits & CPER_MEM_VALID_PA)
+		info_saved = sea_save_info(mem_err->physical_addr);
+
+	if (info_saved)
+		set_thread_flag(TIF_SEA_NOTIFY);
+
+	return 0;
+}
+
+static struct notifier_block ghes_mem_err_nb = {
+	.notifier_call	= ghes_mem_err_callback,
+};
+
+static int arm64_err_recov_init(void)
+{
+	atomic_notifier_chain_register(&ghes_mem_err_chain, &ghes_mem_err_nb);
+	return 0;
+}
+
+late_initcall(arm64_err_recov_init);
-- 
1.8.3.1