Received: by 10.223.176.5 with SMTP id f5csp1656001wra; Sun, 28 Jan 2018 05:47:07 -0800 (PST) X-Google-Smtp-Source: AH8x224K2vislRNzmxHYNLLuD0rAUAbWYukKUlVYUTN00d10SsbGvuWr4btwnX0OJ1MnKjcOFtwL X-Received: by 10.99.115.82 with SMTP id d18mr19377785pgn.312.1517147227398; Sun, 28 Jan 2018 05:47:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517147227; cv=none; d=google.com; s=arc-20160816; b=JLW4UBdipbLYSZ279rPSBQTdC4bb2q8xWhZIQwksYF6hQ6jnMR+PwW24XA7GRZEGmI Ke8XYwt64vWmiYS7pDXld3Hlj1XbQ8mbsmM9Hsfk7NU6dMB5cfyWWHTdt2CBQmceAZop ciMGAb4svOOpiWMmbvV7C4NfZILueEsULONzVUfi1LZC82vY5oF2UbwArfWHXg2ematZ mQOLE7B29a/IBPsw/l3rvfBS3pk6WCfGab2OZQWb4FKZyUD4mjnrsfnMBaJQhraiZE/L lJRC7itZxh4Qe4ViD0UY+5OLKlyz3UQXXO3DgZ3btxjFzc05fCobD3jnBQt40rjOsMH2 57fw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=dVkXoE/ep7ONepZvIi3pmUXzmElgCqQpaRahTw7K8jE=; b=xWWXv/3EgB/c35fBLLbUZgRjtA9Q3sNZ0yDTIP40sTT/ZlyzQyOto6hkzLfryDprN5 qVQGF9zVMD2twQaEv5g0BF0ERsbyQzWSX2lWReXU8p5W8wrDhAkcfzrZ/j7QjzyzsUvO KsjGo1IDgm1dSmrDQObB4Cpn/doFN4GK1kCAWwYVp+fH/GpB1tN+z7nPt6G3hqgIuQ1x HSCXr2xiiLbmgdiTiKeDKJK6tcrRkFXSrW989KSBnQUDYeR1W6Dcgrml/zBQiZeyl7tN gkcT6bWv1/L+GrwJ+VjkV/vIcemfYsNFIRC9RjVN18CQ9fou6PQf5eiYcGeM+syE6JP6 L1Vg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=PS2+7xYF; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j128si5784718pgc.122.2018.01.28.05.46.51; Sun, 28 Jan 2018 05:47:07 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=PS2+7xYF; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751776AbeA1Nq0 (ORCPT + 99 others); Sun, 28 Jan 2018 08:46:26 -0500 Received: from mail-wm0-f65.google.com ([74.125.82.65]:35322 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751554AbeA1NqX (ORCPT ); Sun, 28 Jan 2018 08:46:23 -0500 Received: by mail-wm0-f65.google.com with SMTP id r78so28945134wme.0; Sun, 28 Jan 2018 05:46:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=dVkXoE/ep7ONepZvIi3pmUXzmElgCqQpaRahTw7K8jE=; b=PS2+7xYFW0h4aBSF0yOEdS2Kd9/zDvbwWHnufZg0ozR0XRE/frCP1w0FVAhhJtDkUT MpM8L8yWKO2HBW9EOiGY5iMLtGThs35P9w+7xNI4a1+D6zIvP2B90WiibvgFXrLqXpgF wYgV9ZVTy8CyE1NoQge6OMG0z0GcX9TJqx1pS3GPZOOKd9TB5dz1Ix5do9FMj1bW1GXu Dp61dmBv6n39lAhTit+DoRhWUsRJMCNbdR4pkr0FqPxdhWDXcnADQtjnNtfayolsCiFa ez8V8MhanErga/buU9wswC2F9+SE78e5fueC6zw7Ld6jpN7Y7x055/ZVy5irMt+ZhtG+ NzMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=dVkXoE/ep7ONepZvIi3pmUXzmElgCqQpaRahTw7K8jE=; b=q6qaJcKMSghaWUBmz5QXjxPm0rXwDXhRQw4LcCV9AFpPu/NM9E3Req3fiYQBcBPHDX SXCZ4ztDvKJ5jU5aojDT5TgxW3984SiTkkMeCkMHRTCjsexG+nD4dBGuymzXQKAbvHr/ DhCLakJerkXioEl32pLR12oFnLGaBLxIAzA7CeUPdsIQScubv/tUKR2ERhXV7Ba6XR4V Yyi8RKTgGA8AXt+RxkblDUdqg4ZEYqFDscnDmZHsjgwbVyNFlOuGnGdEWh5rRsvP7nRL Rbu6v4r1tFmbQkiPcq5ynVOAJlB6XfrNGBlbC0vDUbo3aQ8rt3qlSp+oI6r2E4G5Kgsn u1+w== X-Gm-Message-State: AKwxytfTBQsC5mNIm4uewD3vuigVfbsrnhS40VMenO1BkWDeGAo97C+n D6pR3597rzpAa5bVKfUTLxVkEHot X-Received: by 10.28.32.5 with SMTP id g5mr13817900wmg.62.1517147181380; Sun, 28 Jan 2018 05:46:21 -0800 (PST) Received: from [192.168.2.62] (p578F04D2.dip0.t-ipconnect.de. [87.143.4.210]) by smtp.gmail.com with ESMTPSA id o98sm6501282wrb.44.2018.01.28.05.46.19 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 28 Jan 2018 05:46:20 -0800 (PST) Subject: Re: [PATCH 07/16] iio: adc: sun4i-gpadc-iio: rework: support nvmem calibration data To: Jonathan Cameron Cc: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, davem@davemloft.net, hans.verkuil@cisco.com, mchehab@kernel.org, rask@formelder.dk, clabbe.montjoie@gmail.com, sean@mess.org, krzk@kernel.org, quentin.schulz@free-electrons.com, icenowy@aosc.io, edu.molinas@gmail.com, singhalsimran0@gmail.com, linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com References: <20180126151941.12183-1-embed3d@gmail.com> <20180126151941.12183-8-embed3d@gmail.com> <20180128090258.56e8ac93@archlinux> From: Philipp Rossak Message-ID: <6ebbb5e0-eb5f-afe4-50e8-eb3cee8ec7fa@gmail.com> Date: Sun, 28 Jan 2018 14:46:18 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.5.0 MIME-Version: 1.0 In-Reply-To: <20180128090258.56e8ac93@archlinux> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28.01.2018 10:02, Jonathan Cameron wrote: > On Fri, 26 Jan 2018 16:19:32 +0100 > Philipp Rossak wrote: > >> This patch reworks the driver to support nvmem calibration cells. >> The driver checks if the nvmem calibration is supported and reads out >> the nvmem. At the beginning of the startup process the calibration data >> is written to the related registers. >> >> Signed-off-by: Philipp Rossak > > A few minor suggestions inline. > > Jonathan > >> --- >> drivers/iio/adc/sun4i-gpadc-iio.c | 52 +++++++++++++++++++++++++++++++++++++++ >> include/linux/mfd/sun4i-gpadc.h | 2 ++ >> 2 files changed, 54 insertions(+) >> >> diff --git a/drivers/iio/adc/sun4i-gpadc-iio.c b/drivers/iio/adc/sun4i-gpadc-iio.c >> index bff06f2798e8..7b12666cdd9e 100644 >> --- a/drivers/iio/adc/sun4i-gpadc-iio.c >> +++ b/drivers/iio/adc/sun4i-gpadc-iio.c >> @@ -27,6 +27,7 @@ >> #include >> #include >> #include >> +#include >> #include >> #include >> #include >> @@ -81,6 +82,7 @@ struct gpadc_data { >> bool has_bus_rst; >> bool has_mod_clk; >> int sensor_count; >> + bool supports_nvmem; >> }; >> >> static const struct gpadc_data sun4i_gpadc_data = { >> @@ -94,6 +96,7 @@ static const struct gpadc_data sun4i_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> static const struct gpadc_data sun5i_gpadc_data = { >> @@ -107,6 +110,7 @@ static const struct gpadc_data sun5i_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> static const struct gpadc_data sun6i_gpadc_data = { >> @@ -120,6 +124,7 @@ static const struct gpadc_data sun6i_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> static const struct gpadc_data sun8i_a33_gpadc_data = { >> @@ -130,6 +135,7 @@ static const struct gpadc_data sun8i_a33_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> struct sun4i_gpadc_iio { >> @@ -148,6 +154,8 @@ struct sun4i_gpadc_iio { >> struct clk *mod_clk; >> struct reset_control *reset; >> int sensor_id; >> + u32 calibration_data[2]; >> + bool has_calibration_data[2]; >> /* prevents concurrent reads of temperature and ADC */ >> struct mutex mutex; >> struct thermal_zone_device *tzd; >> @@ -459,6 +467,17 @@ static int sun4i_gpadc_runtime_suspend(struct device *dev) >> return info->data->sample_end(info); >> } >> >> +static void sunxi_calibrate(struct sun4i_gpadc_iio *info) >> +{ >> + if (info->has_calibration_data[0]) >> + regmap_write(info->regmap, SUNXI_THS_CDATA_0_1, >> + info->calibration_data[0]); >> + >> + if (info->has_calibration_data[1]) >> + regmap_write(info->regmap, SUNXI_THS_CDATA_2_3, >> + info->calibration_data[1]); >> +} >> + >> static int sun4i_gpadc_sample_start(struct sun4i_gpadc_iio *info) >> { >> /* clkin = 6MHz */ >> @@ -481,6 +500,7 @@ static int sun4i_gpadc_sample_start(struct sun4i_gpadc_iio *info) >> static int sunxi_ths_sample_start(struct sun4i_gpadc_iio *info) >> { >> u32 value; >> + sunxi_calibrate(info); >> >> if (info->data->ctrl0_map) >> regmap_write(info->regmap, SUNXI_THS_CTRL0, >> @@ -602,6 +622,9 @@ static int sun4i_gpadc_probe_dt(struct platform_device *pdev, >> struct resource *mem; >> void __iomem *base; >> int ret; >> + struct nvmem_cell *cell; >> + ssize_t cell_size; >> + u64 *cell_data; >> >> info->data = of_device_get_match_data(&pdev->dev); >> if (!info->data) >> @@ -616,6 +639,35 @@ static int sun4i_gpadc_probe_dt(struct platform_device *pdev, >> if (IS_ERR(base)) >> return PTR_ERR(base); >> >> + info->has_calibration_data[0] = false; >> + info->has_calibration_data[1] = false; >> + >> + if (!info->data->supports_nvmem) >> + goto no_nvmem; >> + >> + cell = devm_nvmem_cell_get(&pdev->dev, "calibration"); >> + if (IS_ERR(cell)) { >> + if (PTR_ERR(cell) == -EPROBE_DEFER) >> + return PTR_ERR(cell); > Use a goto here to no_nvmem. > > Then you can drop the below else to make things more readable. >> + } else { >> + cell_data = (u64 *)nvmem_cell_read(cell, &cell_size); >> + devm_nvmem_cell_put(&pdev->dev, cell); > > I'm really not keen on use of devm for things we are intending > to drop almost immediately. Just use the non managed versions > and clean up properly in the error paths (if there are any > where it is needed - which there aren't that I can see) > ^^ Ok, I will rework that. >> + if (cell_size <= 4) { > Is it valid if it is anything other than 4? For sensors with only one sensor would be also a 2 valid, for those with 2 sensors ==> 4, with 3 sensors ==> 6 and with and with 4 sensors ==> 8. In hardware we have in total to 32bit registers for calibration, thus I thought it would be a good idea to use always four bytes per register. If two bytes are used, they should be the default value. But I agree, this needs a rework. >> + info->has_calibration_data[0] = true; >> + info->calibration_data[0] = be32_to_cpu(cell_data[0] & >> + GENMASK(31, 0)); > > Masking isn't needed, If you want to be paranoid there is the lower_32_bits > function.. > ^^ Ok, I will rework that. >> + } else if (cell_size <= 8) { >> + info->has_calibration_data[0] = true; >> + info->calibration_data[0] = be32_to_cpu(cell_data[0] & >> + GENMASK(31, 0)); > > This first block is repeated. Easy enough to avoid I think... > ^^ Ok, I will rework that. >> + info->has_calibration_data[1] = true; >> + info->calibration_data[1] = be32_to_cpu( >> + (cell_data[0] >> 32) & GENMASK(31, 0)); >> + } >> + } >> + >> +no_nvmem: >> + >> info->regmap = devm_regmap_init_mmio(&pdev->dev, base, >> &sun4i_gpadc_regmap_config); >> if (IS_ERR(info->regmap)) { >> diff --git a/include/linux/mfd/sun4i-gpadc.h b/include/linux/mfd/sun4i-gpadc.h >> index 40b4dd9d2405..c251002431bd 100644 >> --- a/include/linux/mfd/sun4i-gpadc.h >> +++ b/include/linux/mfd/sun4i-gpadc.h >> @@ -90,6 +90,8 @@ >> #define SUNXI_THS_CTRL0 0x00 >> #define SUNXI_THS_CTRL2 0x40 >> #define SUNXI_THS_FILTER 0x70 >> +#define SUNXI_THS_CDATA_0_1 0x74 >> +#define SUNXI_THS_CDATA_2_3 0x78 >> #define SUNXI_THS_TDATA0 0x80 >> #define SUNXI_THS_TDATA1 0x84 >> #define SUNXI_THS_TDATA2 0x88 > Thanks, Philipp