Received: by 10.223.176.5 with SMTP id f5csp1658074wra; Sun, 28 Jan 2018 05:49:45 -0800 (PST) X-Google-Smtp-Source: AH8x226bmVKRMpyck0A8/iTNExgJVHfqmMBaWUQcmtqq4cN6b1aJJCTCJVE+Kj941MbXWJt2pn8V X-Received: by 10.99.144.76 with SMTP id a73mr19323605pge.376.1517147384948; Sun, 28 Jan 2018 05:49:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517147384; cv=none; d=google.com; s=arc-20160816; b=wewEqoSr/NWbFCkWupnBRgM4MzZvSQ9RnkDXgjsZ2PtZZbSYBHhtlZWmL1ZFdjf9pl OdSFWIpdSs3ImB303VENXwAgUAciAs42iD+FD3DWALcHIqdKmW1hoF6mcIOqRoiQxM1G n7vdIDVK+wZM+3ZsInLPdsKKJtuuqBH2MAgfijRp/u6KU+HyqZVvz0Zo05rYQEIzF+MM DeSwljW88VTga6aKT6EQ2lKZuEzS1I2/50NYLnSVJPm23ukzLU3E7W6C8rU1O61EFkV5 8ZTi5zPPmZdxZer2NWIZ8XhuuOcQiCyrbzgbFwYd3JycY86uNu3yt10RUoxDNYgxIX60 sSrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=dCZzmRvAXbzdrpKTAO2bJ3OAwkPOLikjOGGJmBzHelk=; b=y53YHEQmpxcmuHQ06kLbHVtV9SNPX2KBITEkDdvJCaCgFokABf+CVtom2UMTTI5luB JiE6Xm2z/478hyP2i4FmmJwh4NqCMxOJB3HQRhqWwNaP6FdJk9iooMY+/+cTwjB1dSki cdph4z6JgEsDgiTMsSOtZG1Pu//DuBrho2yxTi5LQV65XJmO5STJnI4dFxqzLaFG8vwI h+McvZu7q56ZIGvRa/zLWDJZJFGL+FmE6yRFIGFDsSgJF5i1DveSQuXeC8QIjQ7GH06Y chE4PmDR2XfRqPlWOuzNzNpBvU7GALqHHojtB1g8vKeKLd2WZOBGZkCk/ciocAWq1jvT Og4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=GvQH10/N; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g189si9734819pfc.386.2018.01.28.05.49.30; Sun, 28 Jan 2018 05:49:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=GvQH10/N; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751812AbeA1NtE (ORCPT + 99 others); Sun, 28 Jan 2018 08:49:04 -0500 Received: from mail-wm0-f68.google.com ([74.125.82.68]:38455 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751697AbeA1NtC (ORCPT ); Sun, 28 Jan 2018 08:49:02 -0500 Received: by mail-wm0-f68.google.com with SMTP id 141so28769979wme.3; Sun, 28 Jan 2018 05:49:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=dCZzmRvAXbzdrpKTAO2bJ3OAwkPOLikjOGGJmBzHelk=; b=GvQH10/NQTQLjJv+iY7pPGFn3Jcy3ulrecCJP/9FJ09Zjg+LZhFHUXipYwkdwiUnWS UYr9ZEb7fvnoEtIugEuWo4JC+EeEqnOf0qPOQnZiLb2c7vwxnEx/dc8JSE5r0HXgCh+k FQA0fiAcmwb+lgKc4Umkame67i+L1pkqK1slnsEIGrYUKtN7uodGGyc1W2uMSRbFSCnc UPgbDTq4DBy6I82fEACLIN8wTm4CCVAJkkf7Ke5emImOAmRhbhhWGQ29bIlux+Bg3lQF pTqnjARi2hCPzkCFGYk/UqibtjRQijkyqC0xHi3nv2XDTk5QWSjYV8QNnZP2f7JPp+J7 Ww3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=dCZzmRvAXbzdrpKTAO2bJ3OAwkPOLikjOGGJmBzHelk=; b=IWVe6Sy8XVPaTR5b6gP8oQyoRlWutGj076WlDskDPhaMFGOC6/h8JZ4Ftqb9ympWgP N4DuWjipDE1vZD4p/TDjgk46wNL2wQ7zUh/XvgXzlghTfVOBuTLIYrzDmqYuDN4MwP9C 0x2Xvi445xdN2uySzvUAv+v9c02BUZ+mQXOvMUVFqOA+Rja+pb//IQTwD2HeumLDtSEr gNHBLMA6wXRYJtW7ilTkWkWreyYBBCagTa9oiAActroXPise5pEWEEi/OkDvcIF47TEW A9XIZHXDqBQRf18PNW7dD98anZKM3nkGib80OjbkRFVKYv1XoTFfXCQSS4EW2QTPRbo6 UlXw== X-Gm-Message-State: AKwxytcHR3ov43e/IqwXNaw0mSst9ktCfNb75e4DsP9QthawlARMMK1Z xiZQnaPAQL+rxrCLNfluB+M= X-Received: by 10.28.208.142 with SMTP id h136mr16723805wmg.133.1517147340734; Sun, 28 Jan 2018 05:49:00 -0800 (PST) Received: from [192.168.2.62] (p578F04D2.dip0.t-ipconnect.de. [87.143.4.210]) by smtp.gmail.com with ESMTPSA id g15sm8802966wrb.66.2018.01.28.05.48.59 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 28 Jan 2018 05:49:00 -0800 (PST) Subject: Re: [PATCH 08/16] iio: adc: sun4i-gpadc-iio: rework: add interrupt support To: Jonathan Cameron Cc: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, davem@davemloft.net, hans.verkuil@cisco.com, mchehab@kernel.org, rask@formelder.dk, clabbe.montjoie@gmail.com, sean@mess.org, krzk@kernel.org, quentin.schulz@free-electrons.com, icenowy@aosc.io, edu.molinas@gmail.com, singhalsimran0@gmail.com, linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com References: <20180126151941.12183-1-embed3d@gmail.com> <20180126151941.12183-9-embed3d@gmail.com> <20180128090630.35064e5c@archlinux> From: Philipp Rossak Message-ID: Date: Sun, 28 Jan 2018 14:48:58 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.5.0 MIME-Version: 1.0 In-Reply-To: <20180128090630.35064e5c@archlinux> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28.01.2018 10:06, Jonathan Cameron wrote: > On Fri, 26 Jan 2018 16:19:33 +0100 > Philipp Rossak wrote: > >> This patch rewors the driver to support interrupts for the thermal part >> of the sensor. >> >> This is only available for the newer sensor (currently H3 and A83T). >> The interrupt will be trigerd on data available and triggers the update >> for the thermal sensors. All newer sensors have different amount of >> sensors and different interrupts for each device the reset of the >> interrupts need to be done different >> >> For the newer sensors is the autosuspend disabled. >> >> Signed-off-by: Philipp Rossak > Really minor point inline, otherwise this looks fine to me. > > Acked-by: Jonathan Cameron >> --- >> drivers/iio/adc/sun4i-gpadc-iio.c | 68 +++++++++++++++++++++++++++++++++++---- >> include/linux/mfd/sun4i-gpadc.h | 33 +++++++++++++++++++ >> 2 files changed, 95 insertions(+), 6 deletions(-) >> >> diff --git a/drivers/iio/adc/sun4i-gpadc-iio.c b/drivers/iio/adc/sun4i-gpadc-iio.c >> index 7b12666cdd9e..77e07f042730 100644 >> --- a/drivers/iio/adc/sun4i-gpadc-iio.c >> +++ b/drivers/iio/adc/sun4i-gpadc-iio.c >> @@ -78,11 +78,14 @@ struct gpadc_data { >> u32 ctrl2_map; >> u32 sensor_en_map; >> u32 filter_map; >> + u32 irq_clear_map; >> + u32 irq_control_map; >> bool has_bus_clk; >> bool has_bus_rst; >> bool has_mod_clk; >> int sensor_count; >> bool supports_nvmem; >> + bool support_irq; >> }; >> >> static const struct gpadc_data sun4i_gpadc_data = { >> @@ -97,6 +100,7 @@ static const struct gpadc_data sun4i_gpadc_data = { >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> .supports_nvmem = false, >> + .support_irq = false, >> }; >> >> static const struct gpadc_data sun5i_gpadc_data = { >> @@ -111,6 +115,7 @@ static const struct gpadc_data sun5i_gpadc_data = { >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> .supports_nvmem = false, >> + .support_irq = false, >> }; >> >> static const struct gpadc_data sun6i_gpadc_data = { >> @@ -125,6 +130,7 @@ static const struct gpadc_data sun6i_gpadc_data = { >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> .supports_nvmem = false, >> + .support_irq = false, >> }; >> >> static const struct gpadc_data sun8i_a33_gpadc_data = { >> @@ -136,6 +142,7 @@ static const struct gpadc_data sun8i_a33_gpadc_data = { >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> .supports_nvmem = false, >> + .support_irq = false, >> }; >> >> struct sun4i_gpadc_iio { >> @@ -339,6 +346,11 @@ static int sun4i_gpadc_temp_read(struct iio_dev *indio_dev, int *val, >> return 0; >> } >> >> + if (info->data->support_irq) { >> + regmap_read(info->regmap, info->data->temp_data[sensor], val); >> + return 0; >> + } >> + >> return sun4i_gpadc_read(indio_dev, 0, val, info->temp_data_irq); >> } >> >> @@ -436,6 +448,17 @@ static irqreturn_t sun4i_gpadc_fifo_data_irq_handler(int irq, void *dev_id) >> return IRQ_HANDLED; >> } >> >> +static irqreturn_t sunxi_irq_thread(int irq, void *data) >> +{ >> + struct sun4i_gpadc_iio *info = data; >> + >> + regmap_write(info->regmap, SUNXI_THS_STAT, info->data->irq_clear_map); >> + >> + thermal_zone_device_update(info->tzd, THERMAL_EVENT_TEMP_SAMPLE); >> + >> + return IRQ_HANDLED; >> +} >> + >> static int sun4i_gpadc_sample_end(struct sun4i_gpadc_iio *info) >> { >> /* Disable the ADC on IP */ >> @@ -448,6 +471,8 @@ static int sun4i_gpadc_sample_end(struct sun4i_gpadc_iio *info) >> >> static int sunxi_ths_sample_end(struct sun4i_gpadc_iio *info) >> { >> + /* Disable ths interrupt*/ > > Space before */ > ^^ Ok, I will rework that. >> + regmap_write(info->regmap, SUNXI_THS_INTC, 0x0); >> /* Disable temperature sensor */ >> regmap_write(info->regmap, SUNXI_THS_CTRL2, 0x0); >> >> @@ -509,9 +534,15 @@ static int sunxi_ths_sample_start(struct sun4i_gpadc_iio *info) >> regmap_write(info->regmap, SUNXI_THS_CTRL2, >> info->data->ctrl2_map); >> >> + regmap_write(info->regmap, SUNXI_THS_STAT, >> + info->data->irq_clear_map); >> + >> regmap_write(info->regmap, SUNXI_THS_FILTER, >> info->data->filter_map); >> >> + regmap_write(info->regmap, SUNXI_THS_INTC, >> + info->data->irq_control_map); >> + >> regmap_read(info->regmap, SUNXI_THS_CTRL2, &value); >> >> regmap_write(info->regmap, SUNXI_THS_CTRL2, >> @@ -625,12 +656,29 @@ static int sun4i_gpadc_probe_dt(struct platform_device *pdev, >> struct nvmem_cell *cell; >> ssize_t cell_size; >> u64 *cell_data; >> + int irq; >> >> info->data = of_device_get_match_data(&pdev->dev); >> if (!info->data) >> return -ENODEV; >> >> - info->no_irq = true; >> + if (info->data->support_irq) { >> + /* only the new versions of ths support right now irqs */ >> + irq = platform_get_irq(pdev, 0); >> + if (irq < 0) { >> + dev_err(&pdev->dev, "failed to get IRQ: %d\n", irq); >> + return irq; >> + } >> + >> + ret = devm_request_threaded_irq(&pdev->dev, irq, NULL, >> + sunxi_irq_thread, IRQF_ONESHOT, >> + dev_name(&pdev->dev), info); >> + if (ret) >> + return ret; >> + >> + } else >> + info->no_irq = true; >> + >> indio_dev->num_channels = ARRAY_SIZE(sun8i_a33_gpadc_channels); >> indio_dev->channels = sun8i_a33_gpadc_channels; >> >> @@ -840,11 +888,13 @@ static int sun4i_gpadc_probe(struct platform_device *pdev) >> if (ret) >> return ret; >> >> - pm_runtime_set_autosuspend_delay(&pdev->dev, >> - SUN4I_GPADC_AUTOSUSPEND_DELAY); >> - pm_runtime_use_autosuspend(&pdev->dev); >> - pm_runtime_set_suspended(&pdev->dev); >> - pm_runtime_enable(&pdev->dev); >> + if (!info->data->support_irq) { >> + pm_runtime_set_autosuspend_delay(&pdev->dev, >> + SUN4I_GPADC_AUTOSUSPEND_DELAY); >> + pm_runtime_use_autosuspend(&pdev->dev); >> + pm_runtime_set_suspended(&pdev->dev); >> + pm_runtime_enable(&pdev->dev); >> + } >> >> if (IS_ENABLED(CONFIG_THERMAL_OF)) { >> for (i = 0; i < info->data->sensor_count; i++) { >> @@ -865,6 +915,9 @@ static int sun4i_gpadc_probe(struct platform_device *pdev) >> } >> } >> >> + if (info->data->support_irq) >> + info->data->sample_start(info); >> + >> ret = devm_iio_device_register(&pdev->dev, indio_dev); >> if (ret < 0) { >> dev_err(&pdev->dev, "could not register the device\n"); >> @@ -894,6 +947,9 @@ static int sun4i_gpadc_remove(struct platform_device *pdev) >> if (!IS_ENABLED(CONFIG_THERMAL_OF)) >> return 0; >> >> + if (info->data->support_irq) >> + info->data->sample_end(info); >> + >> thermal_zone_of_sensor_unregister(info->sensor_device, info->tzd); >> >> if (!info->no_irq) >> diff --git a/include/linux/mfd/sun4i-gpadc.h b/include/linux/mfd/sun4i-gpadc.h >> index c251002431bd..ab34a96a7ff3 100644 >> --- a/include/linux/mfd/sun4i-gpadc.h >> +++ b/include/linux/mfd/sun4i-gpadc.h >> @@ -89,6 +89,8 @@ >> /* SUNXI_THS COMMON REGISTERS + DEFINES */ >> #define SUNXI_THS_CTRL0 0x00 >> #define SUNXI_THS_CTRL2 0x40 >> +#define SUNXI_THS_INTC 0x44 >> +#define SUNXI_THS_STAT 0x48 >> #define SUNXI_THS_FILTER 0x70 >> #define SUNXI_THS_CDATA_0_1 0x74 >> #define SUNXI_THS_CDATA_2_3 0x78 >> @@ -107,6 +109,37 @@ >> #define SUNXI_THS_TEMP_SENSE_EN2 BIT(2) >> #define SUNXI_THS_TEMP_SENSE_EN3 BIT(3) >> >> +#define SUNXI_THS_TEMP_PERIOD(x) (GENMASK(31, 12) & ((x) << 12)) >> + >> +#define SUNXI_THS_INTS_ALARM_OFF_2 BIT(14) >> +#define SUNXI_THS_INTS_ALARM_OFF_1 BIT(13) >> +#define SUNXI_THS_INTS_ALARM_OFF_0 BIT(12) >> +#define SUNXI_THS_INTS_TDATA_IRQ_3 BIT(11) >> +#define SUNXI_THS_INTS_TDATA_IRQ_2 BIT(10) >> +#define SUNXI_THS_INTS_TDATA_IRQ_1 BIT(9) >> +#define SUNXI_THS_INTS_TDATA_IRQ_0 BIT(8) >> +#define SUNXI_THS_INTS_SHUT_INT_3 BIT(7) >> +#define SUNXI_THS_INTS_SHUT_INT_2 BIT(6) >> +#define SUNXI_THS_INTS_SHUT_INT_1 BIT(5) >> +#define SUNXI_THS_INTS_SHUT_INT_0 BIT(4) >> +#define SUNXI_THS_INTS_ALARM_INT_3 BIT(3) >> +#define SUNXI_THS_INTS_ALARM_INT_2 BIT(2) >> +#define SUNXI_THS_INTS_ALARM_INT_1 BIT(1) >> +#define SUNXI_THS_INTS_ALARM_INT_0 BIT(0) >> + >> +#define SUNXI_THS_INTC_TDATA_IRQ_EN3 BIT(11) >> +#define SUNXI_THS_INTC_TDATA_IRQ_EN2 BIT(10) >> +#define SUNXI_THS_INTC_TDATA_IRQ_EN1 BIT(9) >> +#define SUNXI_THS_INTC_TDATA_IRQ_EN0 BIT(8) >> +#define SUNXI_THS_INTC_SHUT_INT_EN3 BIT(7) >> +#define SUNXI_THS_INTC_SHUT_INT_EN2 BIT(6) >> +#define SUNXI_THS_INTC_SHUT_INT_EN1 BIT(5) >> +#define SUNXI_THS_INTC_SHUT_INT_EN0 BIT(4) >> +#define SUNXI_THS_INTC_ALARM_INT_EN3 BIT(3) >> +#define SUNXI_THS_INTC_ALARM_INT_EN2 BIT(2) >> +#define SUNXI_THS_INTC_ALARM_INT_EN1 BIT(1) >> +#define SUNXI_THS_INTC_ALARM_INT_EN0 BIT(0) >> + >> #define MAX_SENSOR_COUNT 4 >> >> struct sun4i_gpadc_dev { > Thanks, Philipp