Received: by 10.223.176.5 with SMTP id f5csp2817285wra; Mon, 29 Jan 2018 04:34:41 -0800 (PST) X-Google-Smtp-Source: AH8x224Dmmw09nlFlM520Fu6RddsgSuJUOnBz3RfHUV9pS4yLFZ1tV/m4S857f09AIsiKC8j2674 X-Received: by 2002:a17:902:bf0a:: with SMTP id bi10-v6mr15630550plb.181.1517229281281; Mon, 29 Jan 2018 04:34:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517229281; cv=none; d=google.com; s=arc-20160816; b=T+xn/tTg9K3DLgpGg/xXdT34dAqvSUK4ZbZaZq6PbtDEq5DtFmQJJkNj96NO195KoS S/bFTkCs0SHz2/jNVSabQsRSShE6n+R0M1TeAkPorZEwCY66ZC0Go7zcMW5VIFp/bFd/ gFZsRMlQdQSUl2jvT+F5LvW3XwgzFuDtOHdVq5VNTEuqSC2xYhDtxVZJr8OvavyB5kcQ GF5abnMLlBdrCvkSTa2kYJjYdGz49Xds9XHAsnc9WfpLAo31QbIMdGJn+kpkQ/fo+tvD c2v8u8F87MZFDZRkZku3iFoLoV5sKM+maH0OwUUxXfeRnHcn/JivMavGxcWBOgiQvu5f ZV+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=OpV49bYbXYwbjBLwpufgrmz7BLQ7hUZJYNK0u1e3Jac=; b=PNhijAoRPg0yViR/DDA/SJzBYRbK50m/E/6dz0+BvIp5X6u5BMoL+aYMavSz1eWFtX /MIAiAYA9edbkq2KIcuM3hapEtEgOwyXtfNGFHFms5MAWhNry+y68F2w+pG070ZaAqBd 8BBdzFu9q1enBdMiNJYDR0TtNP83WssgIAhXz1yXtca2dOYxwL0zkvVu6i9XCpFhgmKi yOEGAwr5UqaYGq7gEEmts6H7p0QLhacebMW69coe3DkW2Bf93nrzGjfr5l8W1stQXAab +V+0AaSWTgU4/dAXdvk4W9qWk9Mhsg9S2QOwDsNf74e0PXB5RB7AgoiBKgRp9E6Efrns zLyA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=dHq3su/j; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n89si11871273pfg.389.2018.01.29.04.34.26; Mon, 29 Jan 2018 04:34:41 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=dHq3su/j; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751798AbeA2MdT (ORCPT + 99 others); Mon, 29 Jan 2018 07:33:19 -0500 Received: from mail-wm0-f67.google.com ([74.125.82.67]:34609 "EHLO mail-wm0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751297AbeA2MdQ (ORCPT ); Mon, 29 Jan 2018 07:33:16 -0500 Received: by mail-wm0-f67.google.com with SMTP id j21so36227765wmh.1; Mon, 29 Jan 2018 04:33:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=OpV49bYbXYwbjBLwpufgrmz7BLQ7hUZJYNK0u1e3Jac=; b=dHq3su/jG7tKYBbBRzuyd/jpxjyVkd4anoM4PioYiQgNdQjkdmm2GzAMDJd2e7JSmd +gYvnzTfdYA9NPLdXdGZzccRPz1cDzmBGakmLnQ0nOfIQGgdLE08vHjy8O4DUQ1DoIM1 tIAh1qXhSkfR4YTZg6uoi/f+GnJ1mHGn1rbEtV1sbPMjmgZpOS6TsJFHmLsxRFpZ0A8Z 8coC6bOeB8SRhB2r3Ob74YCf+0xi+LJJwf/6t7bqauOvfvO6YaMkuJtXMmQTGZQEZy3u s51Q4olaGOWPGMDLIPjG7U2hIWO7U6UEn/a5hP4Ng1vRgjBoRGFShr/OzAFy+xbRxZHq 4bTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=OpV49bYbXYwbjBLwpufgrmz7BLQ7hUZJYNK0u1e3Jac=; b=ZF6ifYgUOVnd63YhG2PklclQJcHptTIckuIvS/Twqi+yejY8qnDAmoascaDW6nn5O6 5k3iD19zc70KdfiBAJUPTbnxZ5ACq+YCupBKdqWRLEp/Yp2w5NXf5PyPvJ2nxMxE1TPL jl0VO0l7Gk9Shn/S2ojYRLPGlE0m1R4NlgP/U3oFF4En0LGqVYUyEj+ppTiN8BK+aPFe Yuruj7/fC5OZANWwhHhECwE5UfTmVsyRDJ3K8OE42FVoMlm/aQB8VHM+/IgzmW2sR3oX gFWcDnjGnz8zQdwsgdWZu67IzWF9G/YgHw7FLneF9Hj4lFKkp/2GL9IkAKWo3EdUKEcF ABaA== X-Gm-Message-State: AKwxyte3sI5gYpGcjeZzcqPhNZMKTV9m6eyODIc/mPBox162UeCpCSpM CXCT3MRRuAOajlCcXjpk/1o= X-Received: by 10.28.234.93 with SMTP id i90mr18297515wmh.112.1517229195163; Mon, 29 Jan 2018 04:33:15 -0800 (PST) Received: from [192.168.2.62] (p578F04D2.dip0.t-ipconnect.de. [87.143.4.210]) by smtp.gmail.com with ESMTPSA id g19sm13078376wrd.55.2018.01.29.04.33.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 29 Jan 2018 04:33:14 -0800 (PST) Subject: Re: [PATCH v2 07/16] iio: adc: sun4i-gpadc-iio: rework: support nvmem calibration data To: Maxime Ripard Cc: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, wens@csie.org, linux@armlinux.org.uk, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, davem@davemloft.net, hans.verkuil@cisco.com, mchehab@kernel.org, rask@formelder.dk, clabbe.montjoie@gmail.com, sean@mess.org, krzk@kernel.org, quentin.schulz@free-electrons.com, icenowy@aosc.io, edu.molinas@gmail.com, singhalsimran0@gmail.com, linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com References: <20180128232919.12639-1-embed3d@gmail.com> <20180128232919.12639-8-embed3d@gmail.com> <20180129094045.sagz2dnzvdadd4yx@flea.lan> From: Philipp Rossak Message-ID: Date: Mon, 29 Jan 2018 13:33:12 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.5.0 MIME-Version: 1.0 In-Reply-To: <20180129094045.sagz2dnzvdadd4yx@flea.lan> Content-Type: text/plain; charset=windows-1252; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 29.01.2018 10:40, Maxime Ripard wrote: > On Mon, Jan 29, 2018 at 12:29:10AM +0100, Philipp Rossak wrote: >> This patch reworks the driver to support nvmem calibration cells. >> The driver checks if the nvmem calibration is supported and reads out >> the nvmem. >> >> Signed-off-by: Philipp Rossak >> --- >> drivers/iio/adc/sun4i-gpadc-iio.c | 44 +++++++++++++++++++++++++++++++++++++++ >> 1 file changed, 44 insertions(+) >> >> diff --git a/drivers/iio/adc/sun4i-gpadc-iio.c b/drivers/iio/adc/sun4i-gpadc-iio.c >> index ac9ad2f8232f..74eeb5cd5218 100644 >> --- a/drivers/iio/adc/sun4i-gpadc-iio.c >> +++ b/drivers/iio/adc/sun4i-gpadc-iio.c >> @@ -27,6 +27,7 @@ >> #include >> #include >> #include >> +#include >> #include >> #include >> #include >> @@ -74,6 +75,7 @@ struct gpadc_data { >> bool has_bus_rst; >> bool has_mod_clk; >> int sensor_count; >> + bool supports_nvmem; > > I think you should add some documentation along with all the fields > you're adding. ok I will add more informations in the next version into the commit message. > >> }; >> >> static const struct gpadc_data sun4i_gpadc_data = { >> @@ -87,6 +89,7 @@ static const struct gpadc_data sun4i_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, > > That's already its value if you leave it out. > >> }; >> >> static const struct gpadc_data sun5i_gpadc_data = { >> @@ -100,6 +103,7 @@ static const struct gpadc_data sun5i_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> static const struct gpadc_data sun6i_gpadc_data = { >> @@ -113,6 +117,7 @@ static const struct gpadc_data sun6i_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> static const struct gpadc_data sun8i_a33_gpadc_data = { >> @@ -123,6 +128,7 @@ static const struct gpadc_data sun8i_a33_gpadc_data = { >> .sample_start = sun4i_gpadc_sample_start, >> .sample_end = sun4i_gpadc_sample_end, >> .sensor_count = 1, >> + .supports_nvmem = false, >> }; >> >> struct sun4i_gpadc_iio { >> @@ -141,6 +147,8 @@ struct sun4i_gpadc_iio { >> struct clk *mod_clk; >> struct reset_control *reset; >> int sensor_id; >> + u32 calibration_data[2]; >> + bool has_calibration_data[2]; > > Why do you have two different values here? > I think my idea was too complex! I thought it would be better to check if calibration data was read, and is able to be written to hardware. those information were split per register. I think a u64 should be fine for calibration_data. When I write the calibration data I can check on the sensor count and write only the lower 32 bits if there are less than 3 sensors. Is this ok for you? >> /* prevents concurrent reads of temperature and ADC */ >> struct mutex mutex; >> struct thermal_zone_device *tzd; >> @@ -561,6 +569,9 @@ static int sun4i_gpadc_probe_dt(struct platform_device *pdev, >> struct resource *mem; >> void __iomem *base; >> int ret; >> + struct nvmem_cell *cell; >> + ssize_t cell_size; >> + u64 *cell_data; >> >> info->data = of_device_get_match_data(&pdev->dev); >> if (!info->data) >> @@ -575,6 +586,39 @@ static int sun4i_gpadc_probe_dt(struct platform_device *pdev, >> if (IS_ERR(base)) >> return PTR_ERR(base); >> >> + info->has_calibration_data[0] = false; >> + info->has_calibration_data[1] = false; >> + >> + if (!info->data->supports_nvmem) >> + goto no_nvmem; >> + >> + cell = nvmem_cell_get(&pdev->dev, "calibration"); >> + if (IS_ERR(cell)) { >> + if (PTR_ERR(cell) == -EPROBE_DEFER) >> + return PTR_ERR(cell); >> + goto no_nvmem; > > goto considered evil ? :) > this was a suggestion from Jonatan in version one, to make the code better readable. . >> + } >> + >> + cell_data = (u64 *)nvmem_cell_read(cell, &cell_size); >> + nvmem_cell_put(cell); >> + switch (cell_size) { >> + case 8: >> + case 6: >> + info->has_calibration_data[1] = true; >> + info->calibration_data[1] = be32_to_cpu( >> + upper_32_bits(cell_data[0])); >> + case 4: >> + case 2: >> + info->has_calibration_data[0] = true; >> + info->calibration_data[0] = be32_to_cpu( >> + lower_32_bits(cell_data[0])); > > Why do you need that switch? You are right! The calibration reg seems to be always 64 bit wide. [1] So I will just check for the length of 8. > > Thanks! > Maxime > [1]: http://linux-sunxi.org/SID_Register_Guide#eFUSE Thanks, Philipp