Received: by 10.223.176.5 with SMTP id f5csp3126267wra; Mon, 29 Jan 2018 09:09:32 -0800 (PST) X-Google-Smtp-Source: AH8x224SKXdMcjFGqdJW/F6Uq2zmSYJvtWGgD2rd1S0VlUO+KfSNtaXbLg2JDm5wKdK1hJEJxuR9 X-Received: by 2002:a17:902:bc3:: with SMTP id 61-v6mr20347409plr.407.1517245772711; Mon, 29 Jan 2018 09:09:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517245772; cv=none; d=google.com; s=arc-20160816; b=YxI6e707wRaoSClc2PBldhugwvLYJiLeyUQc1VJpSCShJ7SArlcqXz9k0FJalCSP5S tsY47LfMff6OoUzUX215tnmQfny9s7DRkOtvEg8FPfdgq65k/yhmszv8AtiBKV1R0cYx 5dL6k2i7vmvWG5BtU+o9NnLmuo67U/AI90N+3fJrXAnI7wFs08eDuk5v2P4qXZKQvwaq GudgHj15QuUb1uUXLV0UYkMsZDkdTHUPjHKbBE3JL1YFDPk09rpjAwJ+9/m0ns+W0wA6 xsFOE/hJBCG20s9EuBlxnS8h+wgLw7rf673DWAOvSjGthOQ29BQEhgus4rap88mY4v50 z+ZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=28jwu9ptR58kDup6IkRgBWniswFNZGh0E7m+sjmUq5w=; b=Itxu0kdFDthwiUw0vBNCijtBdQ+VfO1ibaXUBrGkHUeFaabjRHaU8uDw/vHMOQ4AfC C1jz4IRu7eWDzHn5ls/Or3SWLhyHIfn/DCLC+i8jPglxZ3j4pGYQbjGJfEYTPoA50bRA p+0Q6/xYXlxFe+PTVe+xDCwNUU+mumQsd0u9i6CvBjkOkhYzqgb6QFpVQdGchqTACn1N UNH57Mm8NozIcUCbQ46BB8HI7xrEdcJ3QB7IfonGSRbazZvrGpasGZyxwx6I0QW9uQ5q jNhuXLCL8LcIbBgoosqOm0tNtfhtHEs2RBu7Ztv9tMy6clLIFC8/brjzdfo9cd/YzpRl uyLg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n17si7706205pgv.530.2018.01.29.09.09.17; Mon, 29 Jan 2018 09:09:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751546AbeA2RGq (ORCPT + 99 others); Mon, 29 Jan 2018 12:06:46 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:42327 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751249AbeA2RGo (ORCPT ); Mon, 29 Jan 2018 12:06:44 -0500 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w0TH3m46015523; Mon, 29 Jan 2018 18:06:21 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2ft0t72nvt-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Mon, 29 Jan 2018 18:06:21 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 5A1D331; Mon, 29 Jan 2018 17:06:20 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag7node2.st.com [10.75.127.20]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 2F6C62D51; Mon, 29 Jan 2018 17:06:20 +0000 (GMT) Received: from lmecxl0602.lme.st.com (10.75.127.48) by SFHDAG7NODE2.st.com (10.75.127.20) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 29 Jan 2018 18:06:19 +0100 From: Lionel Debieve To: Matt Mackall , Herbert Xu , Arnd Bergmann , Greg Kroah-Hartman , Maxime Coquelin , Alexandre Torgue , , , CC: Benjamin Gaignard , Ludovic Barre Subject: [PATCH 3/5] hwrng: stm32 - allow disable clock error detection Date: Mon, 29 Jan 2018 18:05:19 +0100 Message-ID: <20180129170521.1862-4-lionel.debieve@st.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180129170521.1862-1-lionel.debieve@st.com> References: <20180129170521.1862-1-lionel.debieve@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.48] X-ClientProxiedBy: SFHDAG8NODE3.st.com (10.75.127.24) To SFHDAG7NODE2.st.com (10.75.127.20) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-01-29_08:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a new property that allow to disable the clock error detection which is required when the clock source selected is out of specification (which is not mandatory). Signed-off-by: Lionel Debieve --- drivers/char/hw_random/stm32-rng.c | 10 +++++++++- 1 file changed, 9 insertions(+), 1 deletion(-) diff --git a/drivers/char/hw_random/stm32-rng.c b/drivers/char/hw_random/stm32-rng.c index 83c695938a2d..709a8d061be3 100644 --- a/drivers/char/hw_random/stm32-rng.c +++ b/drivers/char/hw_random/stm32-rng.c @@ -26,6 +26,7 @@ #define RNG_CR 0x00 #define RNG_CR_RNGEN BIT(2) +#define RNG_CR_CED BIT(5) #define RNG_SR 0x04 #define RNG_SR_SEIS BIT(6) @@ -48,6 +49,7 @@ struct stm32_rng_private { void __iomem *base; struct clk *clk; struct reset_control *rst; + bool ced; }; static int stm32_rng_read(struct hwrng *rng, void *data, size_t max, bool wait) @@ -101,7 +103,11 @@ static int stm32_rng_init(struct hwrng *rng) if (err) return err; - writel_relaxed(RNG_CR_RNGEN, priv->base + RNG_CR); + if (priv->ced) + writel_relaxed(RNG_CR_RNGEN, priv->base + RNG_CR); + else + writel_relaxed(RNG_CR_RNGEN | RNG_CR_CED, + priv->base + RNG_CR); /* clear error indicators */ writel_relaxed(0, priv->base + RNG_SR); @@ -149,6 +155,8 @@ static int stm32_rng_probe(struct platform_device *ofdev) reset_control_deassert(priv->rst); } + priv->ced = of_property_read_bool(np, "clock-error-detect"); + dev_set_drvdata(dev, priv); priv->rng.name = dev_driver_string(dev), -- 2.15.1