Received: by 10.223.176.5 with SMTP id f5csp360574wra; Tue, 30 Jan 2018 12:43:54 -0800 (PST) X-Google-Smtp-Source: AH8x225IRsglj3mD83+sXTmFM3EVoJK17XihhHJhD/yt06+RjI+Onk3Fu7MC0jLL0ODSlgv9hLUj X-Received: by 10.101.83.76 with SMTP id w12mr24006561pgr.95.1517345034106; Tue, 30 Jan 2018 12:43:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517345034; cv=none; d=google.com; s=arc-20160816; b=CxxIwHkto994MUWVTXAXCXU3z5KCK3VJhsMGa02t+DQy8gx0tcqCcqbc7E3RQfnGBg 5F87jJgF+u2Sw6QlYlwdQ6zAIoIkn1OGPH+y3ZAuCzz8Wq36hwo2YC0yQ0nJri71D+lD TgC8asJYIfwV0RpvfYTI5PRwVt99rxOYUZaf8JsgY7UIjLbyGCAe5KdpvK43Ze2jVVAh Sh+uJM2pKQa2hS3lipfcSOnbrMNKmTt+cJLM1u82lQ+WbxZUU6ykBod0TASxSVJSXmhh SYyfqwnfLTkD8OfJlcEkhUlPvccfQ4gj1gZWMy+o79L9bzLToPboPBFnw0PrhLRrObLJ xQ/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-transfert-encoding:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=ylHgyOAQDYDZXwRV+7JrL63ydOCjDMUXzhM2GE/26q4=; b=DZAQRWyy9prz4328TQ+wql+RizWh82yWuGyhStOS5/JLHR316mTsgNQhIQavlfJOCt gLfxdH8XLdXH+FD/7KWgE2G1+a/EODl7qrExB89R5XO8bOe7xY8oyao7682hO6EUmdHM Cm0VnlG7kEbQFozNUkEyTgu6TtPxJIypHHlcp9im59WrNovoimxd5gYM66LGrcI4gGRW mFsqwc7dUdpHaGM+ooi4xoJu+XABngUL1GadUaqdLqdN5iv93BuqdBov0cPMMDPtPsvx Yfp9xFyCLnGUdokUj6H+MQNJpCkyWEy6GGUEAEDUSrNJI48rN8DTgX7r8fndzGwC/uzs arLg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r4-v6si3319591plj.322.2018.01.30.12.43.39; Tue, 30 Jan 2018 12:43:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751671AbeA3U33 (ORCPT + 99 others); Tue, 30 Jan 2018 15:29:29 -0500 Received: from bhuna.collabora.co.uk ([46.235.227.227]:55888 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751219AbeA3U31 (ORCPT ); Tue, 30 Jan 2018 15:29:27 -0500 Received: from localhost.localdomain (unknown [IPv6:2a01:e35:8a7e:4790:1865:5d14:35de:d167]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: tescande) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id B71A7273D89; Tue, 30 Jan 2018 20:29:25 +0000 (GMT) From: Thierry Escande To: Archit Taneja , Inki Dae , Thierry Reding , Sandy Huang , Sean Paul , David Airlie , Tomasz Figa , Enric Balletbo i Serra Cc: Haixia Shi , =?UTF-8?q?=C3=98rjan=20Eide?= , Zain Wang , Yakir Yang , Lin Huang , Douglas Anderson , Mark Yao , linux-kernel@vger.kernel.org, linux-rockchip@lists.infradead.org, dri-devel@lists.freedesktop.org Subject: [PATCH v3 00/43] DRM Rockchip rk3399 (Kevin) Date: Tue, 30 Jan 2018 21:28:30 +0100 Message-Id: <20180130202913.28724-1-thierry.escande@collabora.com> X-Mailer: git-send-email 2.14.1 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Type: text/plain; charset = "utf-8" Content-Transfert-Encoding: 8bit Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This patchset includes cleanups, improvements, and bug fixes for Rockchip DRM driver and PSR support. this patchset depends and needs to be applied on top of Rockchip rk3399 eDP support [1]. [1] https://lkml.org/lkml/2018/1/10/682 Regards, Thierry Changes in v3: - Addressed some of the comments from Sean on the v2 Changes in v2: - A few patches have been replaced by newer and cleaner versions from the ChromeOS kernel gerrit, especially about disallowing PSR for the whole atomic commit. Douglas Anderson (4): drm/bridge: analogix_dp: Reorder plat_data->power_off to happen sooner drm/bridge: analogix_dp: Properly log AUX CH errors drm/bridge: analogix_dp: Properly disable aux chan retries on rockchip drm/bridge: analogix_dp: Split the platform-specific poweron in two parts Haixia Shi (1): drm/rockchip: support prime import sg table Kristian H. Kristensen (1): drm/rockchip: Disable PSR on input events Lin Huang (6): drm/bridge: analogix_dp: Move enable video into config_video() drm/bridge: analogix_dp: Check AUX_EN status when doing AUX transfer drm/bridge: analogix_dp: Ensure edp is disabled when shutting down the panel drm/bridge: analogix_dp: Extend hpd check time to 100ms drm/bridge: analogix_dp: Check dpcd write/read status drm/bridge: analogix_dp: Reset aux channel if an error occurred Mark Yao (1): drm/rockchip: pre dither down when output bpc is 8bit Sean Paul (3): drm/rockchip: Don't use atomic constructs for psr drm/rockchip: Remove analogix psr worker drm/panel: simple: Change mode for Sharp lq123p1jx31 Tomasz Figa (8): drm/rockchip: Get rid of unnecessary struct fields drm/rockchip: analogix_dp: Do not call Analogix code before bind drm/rockchip: Cancel PSR enable work before changing the state drm/rockchip: psr: Avoid redundant calls to .set() callback drm/rockchip: psr: Sanitize semantics of allow/disallow API drm/rockchip: Disable PSR from reboot notifier drm/rockchip: Disallow PSR for the whole atomic commit drm/rockchip: psr: Remove flush by CRTC Yakir Yang (1): drm/bridge: analogix_dp: detect Sink PSR state after configuring the PSR zain wang (17): drm/bridge: analogix_dp: set psr activate/deactivate when enable/disable bridge drm/bridge: analogix_dp: Don't power bridge in analogix_dp_bind drm/bridge: analogix_dp: Don't change psr while bridge is disabled drm/rockchip: add mutex vop lock drm/bridge: analogix_dp: add fast link train for eDP drm/rockchip: Only wait for panel ACK on PSR entry drm/bridge: analogix_dp: Don't use fast link training when panel just powered up drm/bridge: analogix_dp: Retry bridge enable when it failed drm/bridge: analogix_dp: Wait for HPD signal before configuring link drm/bridge: analogix_dp: Set PD_INC_BG first when powering up edp phy drm/bridge: analogix_dp: Fix incorrect usage of enhanced mode drm/bridge: analogix_dp: Fix AUX_PD bit for Rockchip drm/rockchip: Restore psr->state when enable/disable psr failed drm/bridge: analogix_dp: Don't use ANALOGIX_DP_PLL_CTL to control pll drm/bridge: analogix_dp: Fix timeout of video streamclk config drm/bridge: analogix_dp: Fix incorrect operations with register ANALOGIX_DP_FUNC_EN_1 drm/bridge: analogix_dp: Move fast link training detect to set_bridge Ørjan Eide (1): drm/rockchip: Respect page offset for PRIME mmap calls drivers/gpu/drm/bridge/analogix/analogix_dp_core.c | 475 +++++++++++++++------ drivers/gpu/drm/bridge/analogix/analogix_dp_core.h | 14 +- drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c | 274 +++++++----- drivers/gpu/drm/bridge/analogix/analogix_dp_reg.h | 7 + drivers/gpu/drm/exynos/exynos_dp.c | 2 +- drivers/gpu/drm/panel/panel-simple.c | 7 +- drivers/gpu/drm/rockchip/analogix_dp-rockchip.c | 73 ++-- drivers/gpu/drm/rockchip/rockchip_drm_drv.c | 3 +- drivers/gpu/drm/rockchip/rockchip_drm_drv.h | 3 +- drivers/gpu/drm/rockchip/rockchip_drm_fb.c | 61 ++- drivers/gpu/drm/rockchip/rockchip_drm_gem.c | 125 +++++- drivers/gpu/drm/rockchip/rockchip_drm_gem.h | 5 +- drivers/gpu/drm/rockchip/rockchip_drm_psr.c | 361 +++++++++++----- drivers/gpu/drm/rockchip/rockchip_drm_psr.h | 7 +- drivers/gpu/drm/rockchip/rockchip_drm_vop.c | 52 ++- drivers/gpu/drm/rockchip/rockchip_drm_vop.h | 1 + drivers/gpu/drm/rockchip/rockchip_vop_reg.c | 1 + include/drm/bridge/analogix_dp.h | 5 +- 18 files changed, 1048 insertions(+), 428 deletions(-) -- 2.14.1