Received: by 10.223.176.5 with SMTP id f5csp464880wra; Tue, 6 Feb 2018 01:56:07 -0800 (PST) X-Google-Smtp-Source: AH8x226hMYu6Ptei/v8Isy7bMfxs9polr5qi1/5lBKuhFG1VlnO/gAv4zfwmtwXySXv0lZ2Ooieg X-Received: by 2002:a17:902:40a:: with SMTP id 10-v6mr1857486ple.88.1517910967243; Tue, 06 Feb 2018 01:56:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517910967; cv=none; d=google.com; s=arc-20160816; b=AIXc/HPh88QiUeJhcmfjyUTddb0RUarTFNV86o6YIIon12lqQxFySWDpnDz0VkOLz0 0dA74VJr51IRbVVbFXBDYifdqXwSQamo4nT3uCAgzN/49IA5qOtPP9/gYeSv1TUgtTBL v91m03R7I2bxREkPtoJjLuSA6RyHL8I3ix99QVRJCsmvhsAtJ74gB4ygSQb8nfW8dfFn uSTrbXioEp4fg22fWemnvfQJR3kYW7DiIw/lahfpMsjFKEECDV3biL/Ix7UczcX1xhxA EBAi1rq3K5ooRM5s60e9MujSJjHaT+iS2TFJyzHmL01Bqr+9uRyPmyyTSTqZ79Y6yOy7 TaFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=7AbLKkbzTlo/0XjNeOwiYKKfIQiGeOBa+T8INES9B+o=; b=NALpsyHwefy/uUqHrgyEcx7awblLa/Td5A3RIliR47thilVf6AOI3BIcemiX6kBuIK XXuYw6vPWggXGUcizqzC2ITLOMpLbGLkINGRTwkpQIIN/MA9Epg/szpkvXcK3iRJbDT5 37mqQi84kNjY+Y42I7NWyFpyRpsGCmAD//R0cI9bgxVQ79XQ8O5RCk0btsJtQgWk3cpf 4h3h61VdlnutTlxLWO7RHUsSQ2a5DK/qfsf1iO+5Wp9hgh/Sc+2U87j85jlHINOFsU9Y NKAfnmX0rLtVJgjwcc1onCMmtsFkxEd7yWlfJbMBLuSSLzWgvuHyRAHYXi9ubzZkqTFn KFqg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b89si2148648pfc.274.2018.02.06.01.55.52; Tue, 06 Feb 2018 01:56:07 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752883AbeBFJyv (ORCPT + 99 others); Tue, 6 Feb 2018 04:54:51 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:40453 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1752686AbeBFJx2 (ORCPT ); Tue, 6 Feb 2018 04:53:28 -0500 X-UUID: fa0dae9231264495a3043c8fc257524c-20180206 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 370603893; Tue, 06 Feb 2018 17:53:27 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 6 Feb 2018 17:53:25 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 6 Feb 2018 17:53:25 +0800 From: To: , , , , CC: , , Chunfeng Yun , Sean Wang Subject: [PATCH v2 13/16] arm64: dts: mt7622: add usb device nodes Date: Tue, 6 Feb 2018 17:53:02 +0800 Message-ID: X-Mailer: git-send-email 1.7.9.5 In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chunfeng Yun add xhci node and usb3 phy nodes Signed-off-by: Chunfeng Yun Signed-off-by: Sean Wang Tested-by: Jumin Li --- arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts | 28 +++++++++++++++ arch/arm64/boot/dts/mediatek/mt7622.dtsi | 51 ++++++++++++++++++++++++++++ 2 files changed, 79 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts b/arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts index 87b6080..5746cb3 100644 --- a/arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts +++ b/arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts @@ -52,6 +52,24 @@ memory { reg = <0 0x40000000 0 0x3F000000>; }; + + reg_3p3v: regulator-3p3v { + compatible = "regulator-fixed"; + regulator-name = "fixed-3.3V"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + reg_5v: regulator-5v { + compatible = "regulator-fixed"; + regulator-name = "fixed-5V"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-boot-on; + regulator-always-on; + }; }; &pcie { @@ -343,6 +361,16 @@ status = "okay"; }; +&ssusb { + vusb33-supply = <®_3p3v>; + vbus-supply = <®_5v>; + status = "okay"; +}; + +&u3phy { + status = "okay"; +}; + &uart0 { pinctrl-names = "default"; pinctrl-0 = <&uart0_pins>; diff --git a/arch/arm64/boot/dts/mediatek/mt7622.dtsi b/arch/arm64/boot/dts/mediatek/mt7622.dtsi index d5ca0a8..e6dd4f6 100644 --- a/arch/arm64/boot/dts/mediatek/mt7622.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt7622.dtsi @@ -462,6 +462,57 @@ #reset-cells = <1>; }; + ssusb: usb@1a0c0000 { + compatible = "mediatek,mt7622-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x1a0c0000 0 0x01000>, + <0 0x1a0c4700 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + power-domains = <&scpsys MT7622_POWER_DOMAIN_HIF1>; + clocks = <&ssusbsys CLK_SSUSB_SYS_EN>, + <&ssusbsys CLK_SSUSB_REF_EN>, + <&ssusbsys CLK_SSUSB_MCU_EN>, + <&ssusbsys CLK_SSUSB_DMA_EN>; + clock-names = "sys_ck", "ref_ck", "mcu_ck", "dma_ck"; + phys = <&u2port0 PHY_TYPE_USB2>, + <&u3port0 PHY_TYPE_USB3>, + <&u2port1 PHY_TYPE_USB2>; + + status = "disabled"; + }; + + u3phy: usb-phy@1a0c4000 { + compatible = "mediatek,mt7622-u3phy", + "mediatek,generic-tphy-v1"; + reg = <0 0x1a0c4000 0 0x700>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + status = "disabled"; + + u2port0: usb-phy@1a0c4800 { + reg = <0 0x1a0c4800 0 0x0100>; + #phy-cells = <1>; + clocks = <&ssusbsys CLK_SSUSB_U2_PHY_EN>; + clock-names = "ref"; + }; + + u3port0: usb-phy@1a0c4900 { + reg = <0 0x1a0c4900 0 0x0700>; + #phy-cells = <1>; + clocks = <&clk25m>; + clock-names = "ref"; + }; + + u2port1: usb-phy@1a0c5000 { + reg = <0 0x1a0c5000 0 0x0100>; + #phy-cells = <1>; + clocks = <&ssusbsys CLK_SSUSB_U2_PHY_1P_EN>; + clock-names = "ref"; + }; + }; + pciesys: pciesys@1a100800 { compatible = "mediatek,mt7622-pciesys", "syscon"; -- 2.7.4