Received: by 10.223.176.5 with SMTP id f5csp143416wra; Thu, 8 Feb 2018 18:24:44 -0800 (PST) X-Google-Smtp-Source: AH8x2258GsbNq92DQo65sQwtk5xxsFU794Ne9G2zu9bbcL+JNdRXD8CU9qi8uoKR4G0TNbwduK9h X-Received: by 10.98.137.213 with SMTP id n82mr1127412pfk.175.1518143083998; Thu, 08 Feb 2018 18:24:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518143083; cv=none; d=google.com; s=arc-20160816; b=jH80JrlsXvzKSqNyeshPtWzRB/yYX3MRJ9lfVdj3DudvfsYsHZB7hYO67CUeXMOe5I xEWHvX4H9N7uU3C70x6ahbkF9uE3bXzQHa9QNMcchK2QXysAqJNS1LYSB4M6twzEf+vL ab5av5sBBQebi9wJDjfK9svwWvIZCT293OB93ulgM0XjPDCJ4ezMBpp6WrkW2Wk1uqVp 50rcR438aT7Koo3/Tva22/pdEz/ts/vZB2cE+7F1g6CA6ZivwgefBzOv1L7Rurb5n7tk AK0xiim8CZvZHAJKqlFZfPDQRFrAhLx9DSfFoZwDdeBpEPxgTaw1ZHMSE9OWpDhYTAFV ZZ+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=zSKuMDPFAJY+LAyjkCLzKBhAv89fhLtSLzq0LEg2s4Y=; b=NZyVOIDtj/fyfJPLlkcvmTX3LmWtqEi2W5+69XuJ3BYmk25BNshZy5My6dJQwcdxKU MyznZINRpCPoC+DgHWJ99fVpB5KjI/EMl9OCNG8uRk3Xau/Qt3XzUnp7NSCvIVC25V0G KejzOyLqBUxdRHi9o3Cxb5xOG7Sxi2CDFGQBJsP5gxepa2OyFDcjAEGJCniJNUwsCdDE QNoD2HA4pTda484Xmmp9iYHt3VPynjbc11cd2k8c0Zld6bftPk7mkVgnZn+fZ9BbRsjn VA5tFdfZs3BYNO1Jxh++DEJgd5CUcleOc2oV+j+rxaniEfReuIMH9+j8uH68PFADGJ7l dZpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j11si910638pff.406.2018.02.08.18.24.29; Thu, 08 Feb 2018 18:24:43 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752484AbeBICWm (ORCPT + 99 others); Thu, 8 Feb 2018 21:22:42 -0500 Received: from mail-pl0-f65.google.com ([209.85.160.65]:38875 "EHLO mail-pl0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752111AbeBICWk (ORCPT ); Thu, 8 Feb 2018 21:22:40 -0500 Received: by mail-pl0-f65.google.com with SMTP id 13so814597plb.5; Thu, 08 Feb 2018 18:22:40 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=zSKuMDPFAJY+LAyjkCLzKBhAv89fhLtSLzq0LEg2s4Y=; b=YkraWErHrYxqqqfk1USWgHg4ge13eOV0K/4pPF1L1jdaq57Kb+viyEJAPigSQKYb4s gO5vFb8DjHHzsnyPulpJRXYZevyKI1Jmu80UwJVJHoRISYhskAdoQUa0ZC3E/cULDcM3 Ss4XS3JXP3M94bpE/YtpJST5OlylZMJqqdR9BcgaBoYu9X8vza6ODfzlO1WmhUtMZIIL h4lDynKfuU4Pk92BmYQP7NreK0z62xQ72WdjGeU2glgFOyDEezk/+GkMiV8c/T+K+sVn oLdQtX430Inl1R4FtHe+8IHwShNCoCq61zPFOwy3q8z2nbtPoFbBAmuzUpEW89cxHQ8y Gw3A== X-Gm-Message-State: APf1xPCJjBSvHmPY9jk8PvDLHD136266u+XbG0VJvlCJP6uqIzCekFCK qHEwI1G86vlIDdNoAMIOuObwSUM= X-Received: by 2002:a17:902:6a89:: with SMTP id n9-v6mr1008297plk.212.1518142959821; Thu, 08 Feb 2018 18:22:39 -0800 (PST) Received: from localhost ([199.36.244.13]) by smtp.gmail.com with ESMTPSA id c8sm1848071pfl.160.2018.02.08.18.22.38 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 08 Feb 2018 18:22:39 -0800 (PST) Date: Thu, 8 Feb 2018 20:22:38 -0600 From: Rob Herring To: Tomer Maimon Cc: mturquette@baylibre.com, sboyd@codeaurora.org, mark.rutland@arm.com, tali.perry1@gmail.com, avifishman70@gmail.com, brendanhiggins@google.com, joel@jms.id.au, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, openbmc@lists.ozlabs.org Subject: Re: [PATCH v1 1/2] dt-binding: clock: document NPCM7xx clock DT bindings Message-ID: <20180209022238.v52rw5filxcig6mg@rob-hp-laptop> References: <1517818975-11427-1-git-send-email-tmaimon77@gmail.com> <1517818975-11427-2-git-send-email-tmaimon77@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1517818975-11427-2-git-send-email-tmaimon77@gmail.com> User-Agent: NeoMutt/20170609 (1.8.3) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Feb 05, 2018 at 10:22:54AM +0200, Tomer Maimon wrote: > Added device tree binding documentation for Nuvoton NPCM7xx clocks. > > Signed-off-by: Tomer Maimon > --- > .../bindings/clock/nuvoton,npcm7xx-clk.txt | 84 ++++++++++++++++++++++ > 1 file changed, 84 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/nuvoton,npcm7xx-clk.txt > > diff --git a/Documentation/devicetree/bindings/clock/nuvoton,npcm7xx-clk.txt b/Documentation/devicetree/bindings/clock/nuvoton,npcm7xx-clk.txt > new file mode 100644 > index 000000000000..1ba1945d3616 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/nuvoton,npcm7xx-clk.txt > @@ -0,0 +1,84 @@ > +* Nuvoton NPCM7XX Clock Controller > + > +Nuvoton Poleg BMC NPCM7XX contain integrated clock s/contain/contains/ And your line break is strange. > +controller, which generates and supplies clock to all modules within the BMC. s/clock/clocks/ > + > +Required Properties: > + > +- compatible: should be one of following: > + - "nuvoton,npcm750-clk" : for clock controller of Nuvoton > + Poleg BMC NPCM750 > + > +- reg: physical base address of the controller and length of memory mapped > + region. > + > + > +- #clock-cells: should be 1. > + > +All available clocks are defined as preprocessor macros in > +dt-bindings/clock/nuvoton,npcm7xx-clock.h header and can beused in device tree This file should be part of this patch. > +sources. > + > +External clocks: > + > +There are several clocks that are generated outside the BMC. All clocks are of > +a known fixed value that cannot be chagned. Therefor these values are hard coded s/chagned/changed/ s/Therefor/Therefore/ > +inside the driver and registered on init. > + > +The clock modules contains 4 PLL, 20 dividers and 11 muxes. All these settings > +are set before Linux boot and are not to be altered by the Linux. This driver is > +used only to read the values clocks, not to set them. > + > +In addition to the clock driver, there are 3 external clocks suppling the The binding describes h/w, not a driver. > +network, which are of fixed values, set on on the device tree, but not used by > + the clock module. Example can be found below. ^ extra space All this description belongs at the top of this doc. > + > +Example: Clock controller node: > + > + clk: clock-controller@f0801000 { > + compatible = "nuvoton,npcm750-clk"; > + #clock-cells = <1>; > + clock-controller; > + reg = <0xf0801000 0x1000>; > + status = "okay"; > + }; > + > +Example: Required external clocks for network: > + > + /* external clock signal rg1refck, supplied by the phy */ > + clk_rg1refck: clk_rg1refck { Use '-' rather than '_' in node names. > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <125000000>; > + clock-output-names = "clk_rg1refck"; > + }; > + > + /* external clock signal rg2refck, supplied by the phy */ > + clk_rg2refck: clk_rg2refck { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <125000000>; > + clock-output-names = "clk_rg2refck"; > + }; > + > + clk_xin: clk_xin { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <50000000>; > + clock-output-names = "clk_xin"; > + }; > + > +Example: UART controller node that consumes the clock generated by the clock > + controller (refer to the standard clock bindings for information about > + "clocks" and "clock-names" properties): > + > + uart0: serial@e2900000 { > + compatible = "Nuvoton,s5pv210-uart"; s/Nuvoton/nuvoton/ > + reg = <0xe2900000 0x400>; > + interrupt-parent = <&vic1>; > + interrupts = <10>; > + clock-names = "uart", "clk_uart_baud0", > + "clk_uart_baud1"; > + clocks = <&clocks UART0>, <&clocks UART0>, > + <&clocks SCLK_UART0>; > + }; > -- > 2.14.1 >