Received: by 10.223.176.5 with SMTP id f5csp384831wra; Fri, 9 Feb 2018 00:17:33 -0800 (PST) X-Google-Smtp-Source: AH8x225BupeqOW1z2zApxcXl7oQsi/C+NCtytpwYqK+VDJRiyVroAfGnRJk6g/RJ1a7P2AaqYEFd X-Received: by 10.98.32.79 with SMTP id g76mr1975540pfg.205.1518164252917; Fri, 09 Feb 2018 00:17:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518164252; cv=none; d=google.com; s=arc-20160816; b=SjOEt3K009ZAfV+VRii75V7gcNjssTdo0+gieQhF3c2BCGDmgAtuljvdxbEgVDaKOA 9f0wdnpeM68U19HPOpBwaMP70PC4eOSpGJ3gXAP4qJd3fqiCEFrcdtsJDbxmLQynR70s xcMGr3sexpRznO+wXRDiZF0As0vWbr2kfuAmMkt2uRdNb0ifhswz94ZnG6ei7V2Frm7M /la0me0/qTDsA0xG4pynacI9bcPl1oedDKod0affsKVIlhrxt8xKargfjql0bGdcoKOm e1CfrrM7C1pM2mQrh01cITsb8Gm9TiB68ZoIM74j2uxqV02FOgND/PROQAcYP2v5/VYC 7M6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature:arc-authentication-results; bh=uSlpNJaGdCtWtZTM/kY4KY3haLj94uunwhvVLLMRcuY=; b=wT8hHFofLDsrOeQica9TA6on05Zo2YVqrNPmvuBy3UUAfB81y0DrgmVXmLvRcoo0AR 7Hekialc4ncWslpC4LSjW0qKUH5uQ5+bo8sjw+mqShfowO8/eWjuOwstzSHr3sMPNv+z sJT+GLpH/VoXWDYYTd1TFIaYkrbTEnm6NHg1w6CS/4bQ2VHz7ikLjvfsELLWrIpss70x 6I1FO1JxOEBZ2I5Aan863Pa66lk1mkB2t54iD//KyISEWLn6rGRwmAf2UqYzLaym/EAD ++TmMcOPhUR/z+IdVVOLCQQrndMtADk87OOUPpnIWwnNSQkHofjViGMg8zsptRs/oygw kl7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ciKz7if1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p10si1333924pfe.287.2018.02.09.00.17.19; Fri, 09 Feb 2018 00:17:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ciKz7if1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751052AbeBIIQL (ORCPT + 99 others); Fri, 9 Feb 2018 03:16:11 -0500 Received: from mail-wm0-f65.google.com ([74.125.82.65]:37529 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750920AbeBIIQJ (ORCPT ); Fri, 9 Feb 2018 03:16:09 -0500 Received: by mail-wm0-f65.google.com with SMTP id v71so14615337wmv.2 for ; Fri, 09 Feb 2018 00:16:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=uSlpNJaGdCtWtZTM/kY4KY3haLj94uunwhvVLLMRcuY=; b=ciKz7if1olgPq8x8cuHlXkVM5fHC9s/TG/cDrV+bzTl1dV7vbZBMaJarjmT21OYuH7 ieQm6CKKt6vZeirt6VH/GOlt1TFBPlVAP67Eh6bxFfXiTvFLX6mU8vjbq9zJ09hvmXET oBJK4AC+AqdOXxLEq5CdMxk72Lrbp0/DEV+7I= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=uSlpNJaGdCtWtZTM/kY4KY3haLj94uunwhvVLLMRcuY=; b=VUmdk9i8g8mkpQSYvPpK98WEDJAzwtZcx6uxBJtp0y4zLRKrzmTT4JSCOn8zokO1jp PgPABpulC14rQaAXOKC9F22YbOw/rKkOW9zVYAgPihLcvg7CBOCD3iNTsqcEqucnqaKT lq2IlcltIMMHs1lVWmtPutlEsWek6VSsq52B9Pz+aARUDhh1oFMeODJI/mTnCKAMMA+9 08vP+sh2gGVvbmXwsFCSrE5CDZrWGYUC96eQfb1VWRNQkxPYAbx/J4O9y3oPCvDnSCTj db42Rudjfkzhi/RC8MdJ0cz8TcUTFyCbTy1kzHziUfLksRfCTKpeW0glRQ67Nt1mZ4JL 4SfQ== X-Gm-Message-State: APf1xPBBgYiYvnScgNO/pc1VutHENlnMEBZXwJ+68P1fUkQHVOhf/hq3 mTYQdxYaWP019aTN354nEYYvFg== X-Received: by 10.80.169.61 with SMTP id l58mr2507438edc.257.1518164168362; Fri, 09 Feb 2018 00:16:08 -0800 (PST) Received: from localhost (x50d2404e.cust.hiper.dk. [80.210.64.78]) by smtp.gmail.com with ESMTPSA id y3sm1047357edb.1.2018.02.09.00.16.07 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Feb 2018 00:16:07 -0800 (PST) Date: Fri, 9 Feb 2018 09:16:06 +0100 From: Christoffer Dall To: Suzuki K Poulose Cc: linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org, kvmarm@lists.cs.columbia.edu, marc.zyngier@arm.com, linux-kernel@vger.kernel.org, kristina.martsenko@arm.com, peter.maydell@linaro.org, pbonzini@redhat.com, rkrcmar@redhat.com, will.deacon@arm.com, ard.biesheuvel@linaro.org, mark.rutland@arm.com, catalin.marinas@arm.com, Christoffer Dall Subject: Re: [PATCH v1 15/16] kvm: arm64: Allow configuring physical address space size Message-ID: <20180209081606.GC7339@cbox> References: <20180109190414.4017-1-suzuki.poulose@arm.com> <20180109190414.4017-16-suzuki.poulose@arm.com> <20180208111414.GM29286@cbox> <31e5bf40-4fcb-934e-6036-ff2670f793df@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <31e5bf40-4fcb-934e-6036-ff2670f793df@arm.com> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Feb 08, 2018 at 05:53:17PM +0000, Suzuki K Poulose wrote: > On 08/02/18 11:14, Christoffer Dall wrote: > >On Tue, Jan 09, 2018 at 07:04:10PM +0000, Suzuki K Poulose wrote: > >>Allow the guests to choose a larger physical address space size. > >>The default and minimum size is 40bits. A guest can change this > >>right after the VM creation, but before the stage2 entry page > >>tables are allocated (i.e, before it registers a memory range > >>or maps a device address). The size is restricted to the maximum > >>supported by the host. Also, the guest can only increase the PA size, > >>from the existing value, as reducing it could break the devices which > >>may have verified their physical address for validity and may do a > >>lazy mapping(e.g, VGIC). > >> > >>Cc: Marc Zyngier > >>Cc: Christoffer Dall > >>Cc: Peter Maydell > >>Signed-off-by: Suzuki K Poulose > >>--- > >> Documentation/virtual/kvm/api.txt | 27 ++++++++++++++++++++++++++ > >> arch/arm/include/asm/kvm_host.h | 7 +++++++ > >> arch/arm64/include/asm/kvm_host.h | 1 + > >> arch/arm64/include/asm/kvm_mmu.h | 41 ++++++++++++++++++++++++++++++--------- > >> arch/arm64/kvm/reset.c | 28 ++++++++++++++++++++++++++ > >> include/uapi/linux/kvm.h | 4 ++++ > >> virt/kvm/arm/arm.c | 2 +- > >> 7 files changed, 100 insertions(+), 10 deletions(-) > >> > >>diff --git a/Documentation/virtual/kvm/api.txt b/Documentation/virtual/kvm/api.txt > >>index 57d3ee9e4bde..a203faf768c4 100644 > >>--- a/Documentation/virtual/kvm/api.txt > >>+++ b/Documentation/virtual/kvm/api.txt > >>@@ -3403,6 +3403,33 @@ invalid, if invalid pages are written to (e.g. after the end of memory) > >> or if no page table is present for the addresses (e.g. when using > >> hugepages). > >>+4.109 KVM_ARM_GET_PHYS_SHIFT > >>+ > >>+Capability: KVM_CAP_ARM_CONFIG_PHYS_SHIFT > >>+Architectures: arm64 > >>+Type: vm ioctl > >>+Parameters: __u32 (out) > >>+Returns: 0 on success, a negative value on error > >>+ > >>+This ioctl is used to get the current maximum physical address size for > >>+the VM. The value is Log2(Maximum_Physical_Address). This is neither the > >>+ amount of physical memory assigned to the VM nor the maximum physical address > >>+that a real CPU on the host can handle. Rather, this is the upper limit of the > >>+guest physical address that can be used by the VM. > > > >What is the point of this? Presumably if userspace has set the size, it > >already knows the size? > > This can help the userspace know, what the "default" limit is. As such I am > not particular about keeping this around. > Userspace has to already know, since otherwise things don't work today, so I think we can omit this. > > > >>+ > >>+4.109 KVM_ARM_SET_PHYS_SHIFT > >>+ > >>+Capability: KVM_CAP_ARM_CONFIG_PHYS_SHIFT > >>+Architectures: arm64 > >>+Type: vm ioctl > >>+Parameters: __u32 (in) > >>+Returns: 0 on success, a negative value on error > >>+ > >>+This ioctl is used to set the maximum physical address size for > >>+the VM. The value is Log2(Maximum_Physical_Address). The value can only > >>+be increased from the existing setting. The value cannot be changed > >>+after the stage-2 page tables are allocated and will return an error. > >>+ > > > >Is there a way for userspace to discover what the underlying hardware > >can actually support, beyond trial-and-error on this ioctl? > > Unfortunately, there is none. We don't expose ID_AA64MMFR0 via mrs emulation. > We should probably think about that. Perhaps it could be tied to the return value of KVM_CAP_ARM_CONFIG_PHYS_SHIFT ? > >>+static inline int kvm_reconfig_stage2(struct kvm *kvm, u32 phys_shift) > >>+{ > >>+ int rc = 0; > >>+ unsigned int pa_max, parange; > >>+ > >>+ parange = read_sanitised_ftr_reg(SYS_ID_AA64MMFR0_EL1) & 7; > >>+ pa_max = id_aa64mmfr0_parange_to_phys_shift(parange); > >>+ /* Raise it to 40bits for backward compatibility */ > >>+ pa_max = (pa_max < 40) ? 40 : pa_max; > >>+ /* Make sure the size is supported/available */ > >>+ if (phys_shift > PHYS_MASK_SHIFT || phys_shift > pa_max) > >>+ return -EINVAL; > >>+ /* > >>+ * The stage2 PGD is dependent on the settings we initialise here > >>+ * and should be allocated only after this step. We cannot allow > >>+ * down sizing the IPA size as there could be devices or memory > >>+ * regions, that depend on the previous size. > >>+ */ > >>+ mutex_lock(&kvm->slots_lock); > >>+ if (kvm->arch.pgd || phys_shift < kvm->arch.phys_shift) { > >>+ rc = -EPERM; > >>+ } else if (phys_shift > kvm->arch.phys_shift) { > >>+ kvm->arch.phys_shift = phys_shift; > >>+ kvm->arch.s2_levels = stage2_pt_levels(kvm->arch.phys_shift); > >>+ kvm->arch.vtcr_private = VTCR_EL2_SL0(kvm->arch.s2_levels) | > >>+ TCR_T0SZ(kvm->arch.phys_shift); > >>+ } > > > >I think you can rework the above to make it more obvious what's going on > >in this way: > > > > rc = -EPERM; > > if (kvm->arch.pgd || phys_shift < kvm->arch.phys_shift) > > goto out_unlock; > > > > rc = 0; > > if (phys_shift == kvm->arch.phys_shift) > > goto out_unlock; > > > > kvm->arch.phys_shift = phys_shift; > > kvm->arch.s2_levels = stage2_pt_levels(kvm->arch.phys_shift); > > kvm->arch.vtcr_private = VTCR_EL2_SL0(kvm->arch.s2_levels) | > > TCR_T0SZ(kvm->arch.phys_shift); > > > >out_unlock: > > > > Sure. > > > > >>--- a/virt/kvm/arm/arm.c > >>+++ b/virt/kvm/arm/arm.c > >>@@ -1136,7 +1136,7 @@ long kvm_arch_vm_ioctl(struct file *filp, > >> return 0; > >> } > >> default: > >>- return -EINVAL; > >>+ return kvm_arch_dev_vm_ioctl(kvm, ioctl, arg); > >> } > >> } > >>-- > >>2.13.6 > >> > > > >Have you considered making this capability a generic capability and > >encoding this in the 'type' argument to KVM_CREATE_VM? This would > >significantly simplify all the above and would allow you to drop patch 8 > >and 9 I think. > > No. I will take a look. Btw, there were patches flying around to support > "userspace" requesting specific values for ID feature registers. But even that > doesn't help with the detection part. May be that is another way to configure > the size, but not sure about the current status of that work. > It's a bit stranded. Drew was driving this work (on cc). But the ID register exposed to the guest should represent the actual limits of the VM, so I don't think we need userspace to configure this, but we can implement this in KVM based on the PA range configured for the VM. Thanks, -Christoffer