Received: by 10.223.185.116 with SMTP id b49csp2265861wrg; Mon, 12 Feb 2018 07:05:07 -0800 (PST) X-Google-Smtp-Source: AH8x227N7c5A8hfx38u03nvN2UtTMYQZsZLrcXVwjOcURZbJ6XuAUYEIOE3aPUuPpf5dRcr/1tls X-Received: by 10.99.56.7 with SMTP id f7mr9656369pga.114.1518447906907; Mon, 12 Feb 2018 07:05:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518447906; cv=none; d=google.com; s=arc-20160816; b=KrWHSL04N8BSKdY8N1vdcPKXQmZF8GdbxBYnCvco5EAuWWlfKCNhGCyDbPONo0niPj NbYUmm0vMJUuD5ARJBxNnOqDJmWnJgfFwq6MAdjDijF+0WzSjfZYCv6XJogolTrIQUyJ rOlfikec/z6CnVsXkNN4iclB3PPoOEPwOC6iNYD4inb3/Ra7Q6j8I2VfylICVVIkegIP hOBlCFwTXeIhsh0rDhMdFR6XeexVZFk9+NtNdY+1WephUdTCx2cekvdld32UnjYlBuas M2eZWMUGlobjmQ64JUb661kSkeew2Ra1VV7JvwdSgazSE2st7/rJxWen3ULPZsid46hC Wqzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=kuTSEFmo/QY2KSh7nEvN5EvipayvU0zmMRWv0z2Kvpg=; b=eTa3VdMvn+OohPsX91nVKOYyNkVAv+YopRcXMIuhH5/iNTdy9KY17Dx3mGJhbIAKQc GFcHcqtnBYXWiT58HlpYTJcoDe+vqiTJzbILNwtiVCcExWIEYjJRK4cFHbjbq+NJvH+A 4UDWP3a1zkDroZtLN/6YCqNEhAIeQyidkVHShmEHxUg0q4itpxrBgeFJqdek/EqTQiX5 mppkhZST5QNPApgn381zf2KZ+RTwkUV3OPffu7+AStv8c0griwfce0cZ3h2VyeJ3kd+z wFZH4GJ82msziy++DrFcRoq5wyYe3Ix9n5G3jTKdsALbArj5mE1Kn+LH+BgF9OAVgzV9 6oxg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e87si6384839pfd.352.2018.02.12.07.04.50; Mon, 12 Feb 2018 07:05:06 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S935549AbeBLOqB (ORCPT + 99 others); Mon, 12 Feb 2018 09:46:01 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:19791 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1754351AbeBLOnz (ORCPT ); Mon, 12 Feb 2018 09:43:55 -0500 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w1CEdKrv030184; Mon, 12 Feb 2018 15:43:23 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2g22ryqrnh-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Mon, 12 Feb 2018 15:43:23 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 375C738; Mon, 12 Feb 2018 14:43:23 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag6node3.st.com [10.75.127.18]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 1B0045477; Mon, 12 Feb 2018 14:43:23 +0000 (GMT) Received: from localhost (10.75.127.47) by SFHDAG6NODE3.st.com (10.75.127.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 12 Feb 2018 15:43:22 +0100 From: To: , , , , , CC: Subject: [PATCH v2 10/12] ARM: dts: STi: Add fake reg property for clocks Date: Mon, 12 Feb 2018 15:43:08 +0100 Message-ID: <1518446590-16800-11-git-send-email-patrice.chotard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1518446590-16800-1-git-send-email-patrice.chotard@st.com> References: <1518446590-16800-1-git-send-email-patrice.chotard@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.47] X-ClientProxiedBy: SFHDAG4NODE2.st.com (10.75.127.11) To SFHDAG6NODE3.st.com (10.75.127.18) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-02-12_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Patrice Chotard For all clock's element inside SoC, add a fake reg property, this allows to fix the following warnings when compiling dtb with W=1 option : arch/arm/boot/dts/stih410-b2120.dtb: Warning (simple_bus_reg): Node /clocks/clk-m-a9-periphs missing or empty reg/ranges property arch/arm/boot/dts/stih410-b2120.dtb: Warning (simple_bus_reg): Node /clocks/clk-m-a9-ext2f-div2s missing or empty reg/ranges property arch/arm/boot/dts/stih410-b2120.dtb: Warning (simple_bus_reg): Node /clocks/clk-tmdsout-hdmi missing or empty reg/ranges property arch/arm/boot/dts/stih410-b2260.dtb: Warning (simple_bus_reg): Node /clocks/clk-m-a9-periphs missing or empty reg/ranges property arch/arm/boot/dts/stih410-b2260.dtb: Warning (simple_bus_reg): Node /clocks/clk-m-a9-ext2f-div2s missing or empty reg/ranges property arch/arm/boot/dts/stih410-b2260.dtb: Warning (simple_bus_reg): Node /clocks/clk-tmdsout-hdmi missing or empty reg/ranges property arch/arm/boot/dts/stih418-b2199.dtb: Warning (simple_bus_reg): Node /clocks/clk-m-a9-periphs missing or empty reg/ranges property arch/arm/boot/dts/stih418-b2199.dtb: Warning (simple_bus_reg): Node /clocks/clk-m-a9-ext2f-div2s missing or empty reg/ranges property arch/arm/boot/dts/stih418-b2199.dtb: Warning (simple_bus_reg): Node /clocks/clk-tmdsout-hdmi missing or empty reg/ranges property Signed-off-by: Patrice Chotard --- v2: _ add a fake reg property to node without reg property. arch/arm/boot/dts/stih407-clock.dtsi | 9 ++++++--- arch/arm/boot/dts/stih410-clock.dtsi | 9 ++++++--- arch/arm/boot/dts/stih418-clock.dtsi | 9 ++++++--- 3 files changed, 18 insertions(+), 9 deletions(-) diff --git a/arch/arm/boot/dts/stih407-clock.dtsi b/arch/arm/boot/dts/stih407-clock.dtsi index b882dcf3a649..1bba47e06ebe 100644 --- a/arch/arm/boot/dts/stih407-clock.dtsi +++ b/arch/arm/boot/dts/stih407-clock.dtsi @@ -24,9 +24,10 @@ /* * ARM Peripheral clock for timers */ - arm_periph_clk: clk-m-a9-periphs { + arm_periph_clk: clk-m-a9-periphs@0 { #clock-cells = <0>; compatible = "fixed-factor-clock"; + reg = <0 0>; clocks = <&clk_m_a9>; clock-div = <2>; @@ -67,9 +68,10 @@ /* * ARM Peripheral clock for timers */ - clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s { + clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s@0 { #clock-cells = <0>; compatible = "fixed-factor-clock"; + reg = <0 0>; clocks = <&clk_s_c0_flexgen 13>; @@ -254,9 +256,10 @@ "clk-s-d2-fs0-ch3"; }; - clk_tmdsout_hdmi: clk-tmdsout-hdmi { + clk_tmdsout_hdmi: clk-tmdsout-hdmi@0 { #clock-cells = <0>; compatible = "fixed-clock"; + reg = <0 0>; clock-frequency = <0>; }; diff --git a/arch/arm/boot/dts/stih410-clock.dtsi b/arch/arm/boot/dts/stih410-clock.dtsi index 4df1b2187aa2..41fb1a910d49 100644 --- a/arch/arm/boot/dts/stih410-clock.dtsi +++ b/arch/arm/boot/dts/stih410-clock.dtsi @@ -27,9 +27,10 @@ /* * ARM Peripheral clock for timers */ - arm_periph_clk: clk-m-a9-periphs { + arm_periph_clk: clk-m-a9-periphs@0 { #clock-cells = <0>; compatible = "fixed-factor-clock"; + reg = <0 0>; clocks = <&clk_m_a9>; clock-div = <2>; clock-mult = <1>; @@ -69,9 +70,10 @@ /* * ARM Peripheral clock for timers */ - clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s { + clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s@0 { #clock-cells = <0>; compatible = "fixed-factor-clock"; + reg = <0 0>; clocks = <&clk_s_c0_flexgen 13>; @@ -266,9 +268,10 @@ "clk-s-d2-fs0-ch3"; }; - clk_tmdsout_hdmi: clk-tmdsout-hdmi { + clk_tmdsout_hdmi: clk-tmdsout-hdmi@0 { #clock-cells = <0>; compatible = "fixed-clock"; + reg = <0 0>; clock-frequency = <0>; }; diff --git a/arch/arm/boot/dts/stih418-clock.dtsi b/arch/arm/boot/dts/stih418-clock.dtsi index e68bf28bd038..50413eabe73a 100644 --- a/arch/arm/boot/dts/stih418-clock.dtsi +++ b/arch/arm/boot/dts/stih418-clock.dtsi @@ -27,9 +27,10 @@ /* * ARM Peripheral clock for timers */ - arm_periph_clk: clk-m-a9-periphs { + arm_periph_clk: clk-m-a9-periphs@0 { #clock-cells = <0>; compatible = "fixed-factor-clock"; + reg = <0 0>; clocks = <&clk_m_a9>; clock-div = <2>; clock-mult = <1>; @@ -69,9 +70,10 @@ /* * ARM Peripheral clock for timers */ - clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s { + clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s@0 { #clock-cells = <0>; compatible = "fixed-factor-clock"; + reg = <0 0>; clocks = <&clk_s_c0_flexgen 13>; @@ -259,9 +261,10 @@ "clk-s-d2-fs0-ch3"; }; - clk_tmdsout_hdmi: clk-tmdsout-hdmi { + clk_tmdsout_hdmi: clk-tmdsout-hdmi@0 { #clock-cells = <0>; compatible = "fixed-clock"; + reg = <0 0>; clock-frequency = <0>; }; -- 1.9.1