Received: by 10.223.185.116 with SMTP id b49csp3394772wrg; Tue, 13 Feb 2018 01:44:48 -0800 (PST) X-Google-Smtp-Source: AH8x227rUgivB0hI5yjNKD613qNUkpzUzgo9r410AgBCVvt3qdl3gq7DFgQBvAeVXpWJR9c4KP5v X-Received: by 2002:a17:902:28c4:: with SMTP id f62-v6mr567167plb.31.1518515088646; Tue, 13 Feb 2018 01:44:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518515088; cv=none; d=google.com; s=arc-20160816; b=EnxYDSKGizd8k4xJvcyYNnQ3NcWTY/KDX6qDvZ4lnIM9AtpAqIIuey/fkUCztgoXSS YK21ccjWlNurAsqY/SxvQMj9ELYY+AC5JxKoZphOpW1OXjIJtmu3/KTC4pQBQpcHHxex bvooHZ0mOrsmDQ7C1DEI8Q847YfAkNfIujp+NWXL9hO9V569xNNvB9QQyYWSpYQZFXcO giSq/tgvQG6tLY6opOzI/0T5vwxQ+nrC95ldvB5aP8ONoCJXYCvm8cmFdyoSVTnkRtbe q/pIdwI+JzN2JCEyQGrBKVHAgoavHuFF+Lahe0h/k4AEeTOblmmDKYm5VnLCADM9W5lK n6sQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=B0DKeDlxi/lPBQ2bCkQXTMNKFitjnoyKIImDAG/8jFg=; b=z9OjXfuyESF/uUjde9mRzoTPWHmh1pb59fxcyqsuw6bCVjaTpdLJhhddDJGfvhsOp7 HMTYCMvWdLDA4GUtcdUPulgqYUVz3vAQPx0XQLnJgpSckqQGF52n5+Ujuwy5l4mAzYsA BDgoiQOxOCu7Pxtsm2aPj+zrEBab0tFxkvICLrdMQkVbfWVuQiplLnvxA26esb5bURvi K+SAqmMN5QiITT56LtLkR4JFG5Hxetfm9mGgNOHXyfCnLznne35sfHVl6Ho98ciSfpcu b59ZDCzMbzTyix9MPSpc2FaWUYDFm0E9TsaO/ByeS/EaQBxqVPCaTIHY5lXpAIeJ0EEE ylDw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f129si6247789pgc.744.2018.02.13.01.44.34; Tue, 13 Feb 2018 01:44:48 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934294AbeBMJmk (ORCPT + 99 others); Tue, 13 Feb 2018 04:42:40 -0500 Received: from mga03.intel.com ([134.134.136.65]:27128 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934652AbeBMJfi (ORCPT ); Tue, 13 Feb 2018 04:35:38 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 13 Feb 2018 01:35:38 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.46,507,1511856000"; d="scan'208";a="26889549" Received: from hao-dev.bj.intel.com ([10.238.157.61]) by FMSMGA003.fm.intel.com with ESMTP; 13 Feb 2018 01:35:35 -0800 From: Wu Hao To: atull@kernel.org, mdf@kernel.org, linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: linux-api@vger.kernel.org, luwei.kang@intel.com, yi.z.zhang@intel.com, hao.wu@intel.com, Tim Whisonant , Enno Luebbers , Shiva Rao , Christopher Rauer , Xiao Guangrong Subject: [PATCH v4 10/24] fpga: dfl: add FPGA Management Engine driver basic framework Date: Tue, 13 Feb 2018 17:24:39 +0800 Message-Id: <1518513893-4719-11-git-send-email-hao.wu@intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1518513893-4719-1-git-send-email-hao.wu@intel.com> References: <1518513893-4719-1-git-send-email-hao.wu@intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kang Luwei The FPGA Management Engine (FME) provides power, thermal management, performance counters, partial reconfiguration and other functions. For each function, it is packaged into a private feature linked to the FME feature device in the 'Device Feature List'. It's a platform device created by DFL framework. This patch adds the basic framework of FME platform driver. It defines sub feature drivers to handle the different sub features, including init, uinit and ioctl. It also registers the file operations for the device file. Signed-off-by: Tim Whisonant Signed-off-by: Enno Luebbers Signed-off-by: Shiva Rao Signed-off-by: Christopher Rauer Signed-off-by: Kang Luwei Signed-off-by: Xiao Guangrong Signed-off-by: Wu Hao --- v3: rename driver from intel-fpga-fme to dfl-fme rename Kconfig from INTEL_FPGA_FME to FPGA_DFL_FME v4: fix SPDX license issue, use dfl-fme as module name --- drivers/fpga/Kconfig | 10 +++ drivers/fpga/Makefile | 3 + drivers/fpga/dfl-fme-main.c | 158 ++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 171 insertions(+) create mode 100644 drivers/fpga/dfl-fme-main.c diff --git a/drivers/fpga/Kconfig b/drivers/fpga/Kconfig index 87f3d44..103d5e2 100644 --- a/drivers/fpga/Kconfig +++ b/drivers/fpga/Kconfig @@ -140,6 +140,16 @@ config FPGA_DFL Gate Array (FPGA) solutions which implement Device Feature List. It provides enumeration APIs, and feature device infrastructure. +config FPGA_DFL_FME + tristate "FPGA DFL FME Driver" + depends on FPGA_DFL + help + The FPGA Management Engine (FME) is a feature device implemented + under Device Feature List (DFL) framework. Select this option to + enable the platform device driver for FME which implements all + FPGA platform level management features. There shall be 1 FME + per DFL based FPGA device. + config FPGA_DFL_PCI tristate "FPGA Device Feature List (DFL) PCIe Device Driver" depends on PCI && FPGA_DFL diff --git a/drivers/fpga/Makefile b/drivers/fpga/Makefile index 4375630..fbd1c85 100644 --- a/drivers/fpga/Makefile +++ b/drivers/fpga/Makefile @@ -30,6 +30,9 @@ obj-$(CONFIG_OF_FPGA_REGION) += of-fpga-region.o # FPGA Device Feature List Support obj-$(CONFIG_FPGA_DFL) += dfl.o +obj-$(CONFIG_FPGA_DFL_FME) += dfl-fme.o + +dfl-fme-objs := dfl-fme-main.o # Drivers for FPGAs which implement DFL obj-$(CONFIG_FPGA_DFL_PCI) += dfl-pci.o diff --git a/drivers/fpga/dfl-fme-main.c b/drivers/fpga/dfl-fme-main.c new file mode 100644 index 0000000..ebe6b52 --- /dev/null +++ b/drivers/fpga/dfl-fme-main.c @@ -0,0 +1,158 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Driver for FPGA Management Engine (FME) + * + * Copyright (C) 2017 Intel Corporation, Inc. + * + * Authors: + * Kang Luwei + * Xiao Guangrong + * Joseph Grecco + * Enno Luebbers + * Tim Whisonant + * Ananda Ravuri + * Henry Mitchel + */ + +#include +#include + +#include "dfl.h" + +static int fme_hdr_init(struct platform_device *pdev, struct feature *feature) +{ + dev_dbg(&pdev->dev, "FME HDR Init.\n"); + + return 0; +} + +static void fme_hdr_uinit(struct platform_device *pdev, struct feature *feature) +{ + dev_dbg(&pdev->dev, "FME HDR UInit.\n"); +} + +static const struct feature_ops fme_hdr_ops = { + .init = fme_hdr_init, + .uinit = fme_hdr_uinit, +}; + +static struct feature_driver fme_feature_drvs[] = { + { + .id = FME_FEATURE_ID_HEADER, + .ops = &fme_hdr_ops, + }, + { + .ops = NULL, + }, +}; + +static int fme_open(struct inode *inode, struct file *filp) +{ + struct platform_device *fdev = fpga_inode_to_feature_dev(inode); + struct feature_platform_data *pdata = dev_get_platdata(&fdev->dev); + int ret; + + if (WARN_ON(!pdata)) + return -ENODEV; + + ret = feature_dev_use_begin(pdata); + if (ret) + return ret; + + dev_dbg(&fdev->dev, "Device File Open\n"); + filp->private_data = pdata; + + return 0; +} + +static int fme_release(struct inode *inode, struct file *filp) +{ + struct feature_platform_data *pdata = filp->private_data; + struct platform_device *pdev = pdata->dev; + + dev_dbg(&pdev->dev, "Device File Release\n"); + feature_dev_use_end(pdata); + + return 0; +} + +static long fme_ioctl(struct file *filp, unsigned int cmd, unsigned long arg) +{ + struct feature_platform_data *pdata = filp->private_data; + struct platform_device *pdev = pdata->dev; + struct feature *f; + long ret; + + dev_dbg(&pdev->dev, "%s cmd 0x%x\n", __func__, cmd); + + switch (cmd) { + default: + /* + * Let sub-feature's ioctl function to handle the cmd + * Sub-feature's ioctl returns -ENODEV when cmd is not + * handled in this sub feature, and returns 0 and other + * error code if cmd is handled. + */ + fpga_dev_for_each_feature(pdata, f) { + if (f->ops && f->ops->ioctl) { + ret = f->ops->ioctl(pdev, f, cmd, arg); + if (ret == -ENODEV) + continue; + else + return ret; + } + } + } + + return -EINVAL; +} + +static const struct file_operations fme_fops = { + .owner = THIS_MODULE, + .open = fme_open, + .release = fme_release, + .unlocked_ioctl = fme_ioctl, +}; + +static int fme_probe(struct platform_device *pdev) +{ + int ret; + + ret = fpga_dev_feature_init(pdev, fme_feature_drvs); + if (ret) + goto exit; + + ret = fpga_register_dev_ops(pdev, &fme_fops, THIS_MODULE); + if (ret) + goto feature_uinit; + + return 0; + +feature_uinit: + fpga_dev_feature_uinit(pdev); +exit: + return ret; +} + +static int fme_remove(struct platform_device *pdev) +{ + fpga_dev_feature_uinit(pdev); + fpga_unregister_dev_ops(pdev); + + return 0; +} + +static struct platform_driver fme_driver = { + .driver = { + .name = FPGA_FEATURE_DEV_FME, + }, + .probe = fme_probe, + .remove = fme_remove, +}; + +module_platform_driver(fme_driver); + +MODULE_DESCRIPTION("FPGA Management Engine driver"); +MODULE_AUTHOR("Intel Corporation"); +MODULE_LICENSE("GPL v2"); +MODULE_ALIAS("platform:dfl-fme"); -- 2.7.4