Received: by 10.223.185.116 with SMTP id b49csp187032wrg; Tue, 13 Feb 2018 19:29:43 -0800 (PST) X-Google-Smtp-Source: AH8x226y6sMIYEaMsflTjK5Q/EDy3HcCox2lkI++x26Dt9XV000gByGKyjg9Lzxw7LcFKdWxLHxf X-Received: by 10.99.182.12 with SMTP id j12mr2804400pgf.113.1518578983204; Tue, 13 Feb 2018 19:29:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518578983; cv=none; d=google.com; s=arc-20160816; b=dbq7X+KARvVbnKAHRGR5HkjQeayTgA7pZB1cRRz8LM6hS+tfvynnDCEknfUcQ+mX8I GU0J0K0ul29v0UFtpV5RtIvb4NBMfBBlrrQNZ2z+fs+hPzfcdBRR68TsdmmsazP62Onr +hw35zznmdwLvSygCMP6GUCbzSkPPwSRH6eCuGXURXd9PAfQUaKV5KD2Qfqa/XTKsxPB 306fK0rYxMPMxDtcVBoZITV/k9hMwLVGZlHILnTuZG+mI4d55y7Z2WZQo274UatmoH61 nfaoFUbbLTHrEqu8BaXWmuLKUNcJrO96enE1exS5giOvZ9iBmOp8iDLLCdXERXDA3x+h Dqxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=F/eDUkYyAlFhpVod2uVMwvi9zQ19SbGEdrn+vKnCUMw=; b=SxYP/Oi1wMdbdi/yjPXQuH45dr2Q93+X3IuI7yq00XzAsXv0Hi8MlXOt4QeTVLKkpY q5nAAA7/ldBXdv+/JvARkzW2yGGAnjqqaOoCYWtuwPpoKYz3kVTy2QJFwHpZ5gWYp+El nHbTDFL5gPOrkLXGS59zYghFBIvCZ+qM/KaL4bX1Fh3goN/i8FcgsVLG+jovtssZ8Nex c6JHaeLPaRUbfI1WVxsAlQMkOlHyxDj4NUgx2ne865tgXypH0trEV0MECu28mDCx3Hc4 NUUgHNk2ct5GZ+ktxte6DrXJcIZ8MHa32pMhUp4BRszWk2/dkZUzLUULgocq0TevJTPH eWTg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t21-v6si3096213plj.269.2018.02.13.19.29.28; Tue, 13 Feb 2018 19:29:43 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966764AbeBND2H (ORCPT + 99 others); Tue, 13 Feb 2018 22:28:07 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:65074 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S966631AbeBND2F (ORCPT ); Tue, 13 Feb 2018 22:28:05 -0500 X-UUID: 7f7577574f794e1eaf83ddf40574a5b3-20180214 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1448255014; Wed, 14 Feb 2018 11:28:01 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Wed, 14 Feb 2018 11:27:59 +0800 Received: from mtkslt306.mediatek.inc (10.21.14.136) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Wed, 14 Feb 2018 11:27:59 +0800 From: Ryder Lee To: Bjorn Helgaas , Rob Herring CC: , , , , , Ryder Lee Subject: [PATCH] dt-bindings: PCI: MediaTek: fix dtc warnings Date: Wed, 14 Feb 2018 11:27:58 +0800 Message-ID: <9940757fe2889f46d0de214c5f277bf3c2074205.1518577579.git.ryder.lee@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org dtc recently added PCI bus checks. Fix these warnings: Warning (pci_bridge): Node /pcie@1a140000/pcie@0,0 missing bus-range for PCI bridge Warning (pci_bridge): Node /pcie@1a140000/pcie@1,0 missing bus-range for PCI bridge Warning (pci_bridge): Node /pcie@1a140000/pcie@2,0 missing bus-range for PCI bridge Warning (unit_address_format): Failed prerequisite 'pci_bridge' Warning (pci_device_reg): Failed prerequisite 'pci_bridge' Warning (pci_device_bus_num): Failed prerequisite 'pci_bridge' Signed-off-by: Ryder Lee --- Documentation/devicetree/bindings/pci/mediatek-pcie.txt | 11 +++-------- 1 file changed, 3 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/mediatek-pcie.txt b/Documentation/devicetree/bindings/pci/mediatek-pcie.txt index 3a6ce55..20227a8 100644 --- a/Documentation/devicetree/bindings/pci/mediatek-pcie.txt +++ b/Documentation/devicetree/bindings/pci/mediatek-pcie.txt @@ -78,7 +78,7 @@ Examples for MT7623: #reset-cells = <1>; }; - pcie: pcie-controller@1a140000 { + pcie: pcie@1a140000 { compatible = "mediatek,mt7623-pcie"; device_type = "pci"; reg = <0 0x1a140000 0 0x1000>, /* PCIe shared registers */ @@ -111,7 +111,6 @@ Examples for MT7623: 0x83000000 0 0x60000000 0 0x60000000 0 0x10000000>; /* memory space */ pcie@0,0 { - device_type = "pci"; reg = <0x0000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; @@ -123,7 +122,6 @@ Examples for MT7623: }; pcie@1,0 { - device_type = "pci"; reg = <0x0800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; @@ -135,7 +133,6 @@ Examples for MT7623: }; pcie@2,0 { - device_type = "pci"; reg = <0x1000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; @@ -148,6 +145,7 @@ Examples for MT7623: }; Examples for MT2712: + pcie: pcie@11700000 { compatible = "mediatek,mt2712-pcie"; device_type = "pci"; @@ -169,7 +167,6 @@ Examples for MT2712: ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>; pcie0: pcie@0,0 { - device_type = "pci"; reg = <0x0000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; @@ -189,7 +186,6 @@ Examples for MT2712: }; pcie1: pcie@1,0 { - device_type = "pci"; reg = <0x0800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; @@ -210,6 +206,7 @@ Examples for MT2712: }; Examples for MT7622: + pcie: pcie@1a140000 { compatible = "mediatek,mt7622-pcie"; device_type = "pci"; @@ -243,7 +240,6 @@ Examples for MT7622: ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>; pcie0: pcie@0,0 { - device_type = "pci"; reg = <0x0000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; @@ -263,7 +259,6 @@ Examples for MT7622: }; pcie1: pcie@1,0 { - device_type = "pci"; reg = <0x0800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; -- 1.9.1