Received: by 10.223.185.116 with SMTP id b49csp1059068wrg; Wed, 14 Feb 2018 10:58:40 -0800 (PST) X-Google-Smtp-Source: AH8x225HGdEmOnEUtInVHQn4h4Ir7a+t3UmnzatNxFAE1N0rQiQTONr0txBktmAiqzQ0YtZmmeMU X-Received: by 2002:a17:902:900b:: with SMTP id a11-v6mr12418plp.249.1518634720678; Wed, 14 Feb 2018 10:58:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518634720; cv=none; d=google.com; s=arc-20160816; b=TqhZ7ix64yMBEvP2GcGMy4Bb0c9/m/Tj+4zLcpjTLtzfXvehhBoDBuD5o+uYNlxVbE TOA4pNPAGbEJ7M90M0ZJBWEjNsWSUYbVBwyPQPUP3hDPo4RlHFp+XCFoB/bCSz9nsCo0 BQZlH8Z5vfsFmD0SA4ZQ7QwxkErVYxEFcViOqEsPN2q00ZaxzXCXz5jRGl1Ok3r8+NKw RJ6wZzrVTUAk6IyZNtbWQjlZHC/ewcjcryQl4IvcGvdN/DLNxjEY+xeWKT5Vz8ZMyH65 tugsFMbNvC82PiCVbqRlUe+8YMm5YJoEhOfboC+P4P1Ws9VyUX2Rwc7ZK8hmQ6Gf0QW8 pfGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=btF65+AwAk3FX5vpVjlMgkCIMrbkMt7Wru1fiyTqQ2s=; b=ik+OdEfFnR4b1pXwW1y64ojTiGSEBZevLf/iCIvB9rQ1HA8Jd2nwa4np67asp1qmk+ 9qbuFgmUkxOwEW4Xy5V3J/tmMmcjQq7LJMJ9FPdVwf/wdTjAtXCcYBaZRIFaI0cHd4Sd jQe2FOZmb4M1H71oVpbJnuZ0MX+wIAgTGu498VizFWJulg6ZPYrhvTjoPn5aQ0VdKd14 DtdFywHDLInMvzHeWOW/y1OLOlOq+8RAjoGErY1PmI4kruNOcYy1NT2NmHwBVIwGIOhH o+Iwx8EMO8juh5ugq6hubQ15Q575R+fkuikb1hUa503xuAJqvHGKoz3YuhKuvar5oDAc dngA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=VsS5fwmY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e11si1419280pgn.374.2018.02.14.10.58.25; Wed, 14 Feb 2018 10:58:40 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=VsS5fwmY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1162425AbeBNS5S (ORCPT + 99 others); Wed, 14 Feb 2018 13:57:18 -0500 Received: from mail-io0-f193.google.com ([209.85.223.193]:33543 "EHLO mail-io0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1162210AbeBNS5Q (ORCPT ); Wed, 14 Feb 2018 13:57:16 -0500 Received: by mail-io0-f193.google.com with SMTP id n7so26273718iob.0 for ; Wed, 14 Feb 2018 10:57:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=btF65+AwAk3FX5vpVjlMgkCIMrbkMt7Wru1fiyTqQ2s=; b=VsS5fwmY/ehrLDIxVvOti9DXONI/GjZV2VZjakBNg9gKF8tvKQ2QepJ+Hnj1ARjDQd /BbgbPxQgGnXPM5YddfadMYtntvIIKSryNPqHL/YEe8jVDXakA/zjJKcwKmo6llT99pi PNHPTRQ+moRDm9MqfCTpOExxDaef2hxm8UITJUHD4kVBuAFs+rIsGWC13ONmoYzstmPl QkoxNYqLPhxJ8Li1E7KpU/GHgamu9lUsTYhmFm7QL6OtfIXOx8eVJuOjIcHQMKPnQBW2 cgxv54QNmEmk/ySRIZqJ8uocz0UMqCFzd2mTUYPKoLDm0dWX8BNhXlzUeJznCW1yoVj6 OtUw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=btF65+AwAk3FX5vpVjlMgkCIMrbkMt7Wru1fiyTqQ2s=; b=ldX2Kg4N0WydHqD1Oj3YAXfTWhyh8BsJaNw3Ks3afh8SBLFNxOPYmv3FVJrr9c5UGT 7cHekq5ZmrCEE8rrHmkYWzNciG2PpYts8M5yDekNIO/dzW45moe55aqLeAL+g3VfXvCP 6HV5XADCvJSJFb3vBNhBIM2cVY4FvdQq1s++IEFsERQaDQWbZbz0y9fU7E6hHBX+53uF 8xsmVPi2UpD3eN01hMccfg6J4SLWo/57XcMdd1Fzh48ke28Xwv278i3a6i1lkgnjE9sW ZTV0boPZKmVIODu4W2KjQb1jgEfIHIxHYNKllRbbibp29XLYk7MYmjDWnMFh29mz2zZz tc8A== X-Gm-Message-State: APf1xPBht+80ZaAu0Et7Nq+6X7p1EgwXgqYtW45F4uJf7mcNWurZCA+1 k85Z8pFRKKIC1Z0cwKvsulBfIefyDqFRKaEmXw== X-Received: by 10.107.52.148 with SMTP id b142mr256920ioa.150.1518634635577; Wed, 14 Feb 2018 10:57:15 -0800 (PST) MIME-Version: 1.0 Received: by 10.2.118.212 with HTTP; Wed, 14 Feb 2018 10:57:15 -0800 (PST) In-Reply-To: <20180214182113.27247-4-linux@dominikbrodowski.net> References: <20180214182113.27247-1-linux@dominikbrodowski.net> <20180214182113.27247-4-linux@dominikbrodowski.net> From: Brian Gerst Date: Wed, 14 Feb 2018 13:57:15 -0500 Message-ID: Subject: Re: [RFC PATCH 3/4] x86/entry/64: move switch_to_thread_stack to interrupt helper function To: Dominik Brodowski Cc: Linux Kernel Mailing List , Ingo Molnar , "the arch/x86 maintainers" , Linus Torvalds , Andy Lutomirski , Andi Kleen , Thomas Gleixner , "Williams, Dan J" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Feb 14, 2018 at 1:21 PM, Dominik Brodowski wrote: > We can also move the SWAPGS and the switch_to_thread_stack to the > interrupt helper function. As we do not want call depths of two, > convert switch_to_thread_stack to a macro. However, as entry_64_compat.S > expects switch_to_thread_stack to be a function, provide a wrapper for > that, which leads to some code duplication if CONFIG_IA32_EMULATION is > enabled. Therefore, the size reduction differs slightly: > > With CONFIG_IA32_EMULATION enabled (-0.13k): > text data bss dec hex filename > 16897 0 0 16897 4201 entry_64.o-orig > 16767 0 0 16767 417f entry_64.o > > With CONFIG_IA32_EMULATION disabled (-0.27k): > text data bss dec hex filename > 16897 0 0 16897 4201 entry_64.o-orig > 16622 0 0 16622 40ee entry_64.o > > Signed-off-by: Dominik Brodowski > --- > arch/x86/entry/entry_64.S | 65 ++++++++++++++++++++++++++--------------------- > 1 file changed, 36 insertions(+), 29 deletions(-) > > diff --git a/arch/x86/entry/entry_64.S b/arch/x86/entry/entry_64.S > index 3046b12a1acb..b60a3b692ca9 100644 > --- a/arch/x86/entry/entry_64.S > +++ b/arch/x86/entry/entry_64.S > @@ -536,6 +536,31 @@ END(irq_entries_start) > decl PER_CPU_VAR(irq_count) > .endm > > +/* > + * Switch to the thread stack. This is called with the IRET frame and > + * orig_ax on the stack. (That is, RDI..R12 are not on the stack and > + * space has not been allocated for them.) > + */ > +.macro DO_SWITCH_TO_THREAD_STACK > + pushq %rdi > + /* Need to switch before accessing the thread stack. */ > + SWITCH_TO_KERNEL_CR3 scratch_reg=%rdi > + movq %rsp, %rdi > + movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp > + UNWIND_HINT sp_offset=16 sp_reg=ORC_REG_DI > + > + pushq 7*8(%rdi) /* regs->ss */ > + pushq 6*8(%rdi) /* regs->rsp */ > + pushq 5*8(%rdi) /* regs->eflags */ > + pushq 4*8(%rdi) /* regs->cs */ > + pushq 3*8(%rdi) /* regs->ip */ > + pushq 2*8(%rdi) /* regs->orig_ax */ > + pushq 8(%rdi) /* return address */ > + UNWIND_HINT_FUNC > + > + movq (%rdi), %rdi > +.endm > + > /* > * Interrupt entry/exit. > * > @@ -543,10 +568,17 @@ END(irq_entries_start) > * > * Entry runs with interrupts off. > */ > +/* 8(%rsp): ~(interrupt number) */ > ENTRY(interrupt_helper) > UNWIND_HINT_FUNC > cld > > + testb $3, CS-ORIG_RAX+8(%rsp) > + jz 1f > + SWAPGS > + DO_SWITCH_TO_THREAD_STACK > +1: > + > PUSH_AND_CLEAR_REGS save_ret=1 > ENCODE_FRAME_POINTER 8 > > @@ -579,12 +611,6 @@ END(interrupt_helper) > .macro interrupt func > cld > > - testb $3, CS-ORIG_RAX(%rsp) > - jz 1f > - SWAPGS > - call switch_to_thread_stack > -1: > - > call interrupt_helper > > call \func /* rdi points to pt_regs */ > @@ -853,33 +879,14 @@ apicinterrupt IRQ_WORK_VECTOR irq_work_interrupt smp_irq_work_interrupt > */ > #define CPU_TSS_IST(x) PER_CPU_VAR(cpu_tss_rw) + (TSS_ist + ((x) - 1) * 8) > > -/* > - * Switch to the thread stack. This is called with the IRET frame and > - * orig_ax on the stack. (That is, RDI..R12 are not on the stack and > - * space has not been allocated for them.) > - */ > +#if defined(CONFIG_IA32_EMULATION) > +/* entry_64_compat.S::entry_INT80_compat expects this to be an ASM function */ > ENTRY(switch_to_thread_stack) > UNWIND_HINT_FUNC > - > - pushq %rdi > - /* Need to switch before accessing the thread stack. */ > - SWITCH_TO_KERNEL_CR3 scratch_reg=%rdi > - movq %rsp, %rdi > - movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp > - UNWIND_HINT sp_offset=16 sp_reg=ORC_REG_DI > - > - pushq 7*8(%rdi) /* regs->ss */ > - pushq 6*8(%rdi) /* regs->rsp */ > - pushq 5*8(%rdi) /* regs->eflags */ > - pushq 4*8(%rdi) /* regs->cs */ > - pushq 3*8(%rdi) /* regs->ip */ > - pushq 2*8(%rdi) /* regs->orig_ax */ > - pushq 8(%rdi) /* return address */ > - UNWIND_HINT_FUNC > - > - movq (%rdi), %rdi > + DO_SWITCH_TO_THREAD_STACK > ret > END(switch_to_thread_stack) > +#endif > > .macro idtentry sym do_sym has_error_code:req paranoid=0 shift_ist=-1 > ENTRY(\sym) > -- > 2.16.1 > Move the macro to calling.h, and inline it into the compat entry. -- Brian Gerst