Received: by 10.223.185.116 with SMTP id b49csp1072071wrg; Wed, 14 Feb 2018 11:09:46 -0800 (PST) X-Google-Smtp-Source: AH8x227qRDXKauXhsbm6osIBQHfW/6ksoRCasKxkcu0yWvzoSkg/B75WxU5pYaQC6qeFFJORhTD+ X-Received: by 2002:a17:902:2904:: with SMTP id g4-v6mr62140plb.170.1518635386303; Wed, 14 Feb 2018 11:09:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518635386; cv=none; d=google.com; s=arc-20160816; b=WH7lQBrKm7FdP9cbRbBH7YtIY37NOKXTyV9Qt0PJIFABGmCjKRGKzOswASEMfTcTE9 fv8sYVwRROjxuvCQqbWbG4vp2ZATUWjZmBO+0vT19dhwgofErot48L/NTHAEC3Ft9Mii fOAyjnvaM01a01wZ2D4WqkknoqE4ZDGWjdOUpr2BYfIgiIgsNVgWpEbS0O0eA0jeQ3Oe 6cbpH1D4GklyeA9KbuRZgMXGJsVPSQ7TzwElQcgf9ZySfyzfhZMQ/bNrrJviad35i8Zb MqI7xWpoZxZW9Y2LOThr9O0ePvzQYNjxj6IPcByEIBMrMJIwP6SOnAbIVkwYOZp9UetX FeCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=dogWJGgVWCquWAZYlEjXVUHgD2f99frkYjgzGmUz+c8=; b=RNpLoO0OxJh/aOFi3lfMK51Z3Ug7mZLgUKO00zCjpZjemKtTke9iRTvnclOTkqLGGF N5jjddsyCCbLnHWv8LfLpNRV9Ngz4jIaObQ6CvSovJYMru8ZCJZ4vX4yb125yjDXFa1Q uD04Bq7hrk6y13w9w07mDXvCXMfQyup0DCeRqm7E3Y5jspfHcWO8mucDxao0o5zQ+7Rs 6Bn6t5Ur1nwjNmR/DuhBQScuDxts3yPDzsydknz6Dx2GiLtOiQ57chaFV2xhBltE0qBc jkwV+e6HSe25XCRKxo+vvVBRBE0JEpSXR8uUOLNtcbrJ/iLT05hBbcYyEaOqvhawe2f4 228w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u1si2786852pgv.121.2018.02.14.11.09.31; Wed, 14 Feb 2018 11:09:46 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1162666AbeBNTGc (ORCPT + 99 others); Wed, 14 Feb 2018 14:06:32 -0500 Received: from isilmar-4.linta.de ([136.243.71.142]:50222 "EHLO isilmar-4.linta.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1162470AbeBNTGb (ORCPT ); Wed, 14 Feb 2018 14:06:31 -0500 Received: by isilmar-4.linta.de (Postfix, from userid 1000) id E61DF20090C; Wed, 14 Feb 2018 19:06:29 +0000 (UTC) Date: Wed, 14 Feb 2018 20:06:29 +0100 From: Dominik Brodowski To: Brian Gerst Cc: Linux Kernel Mailing List , Ingo Molnar , the arch/x86 maintainers , Linus Torvalds , Andy Lutomirski , Andi Kleen , Thomas Gleixner , "Williams, Dan J" Subject: Re: [RFC PATCH 3/4] x86/entry/64: move switch_to_thread_stack to interrupt helper function Message-ID: <20180214190629.GA21426@isilmar-4.linta.de> References: <20180214182113.27247-1-linux@dominikbrodowski.net> <20180214182113.27247-4-linux@dominikbrodowski.net> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Feb 14, 2018 at 01:57:15PM -0500, Brian Gerst wrote: > On Wed, Feb 14, 2018 at 1:21 PM, Dominik Brodowski > wrote: > > We can also move the SWAPGS and the switch_to_thread_stack to the > > interrupt helper function. As we do not want call depths of two, > > convert switch_to_thread_stack to a macro. However, as entry_64_compat.S > > expects switch_to_thread_stack to be a function, provide a wrapper for > > that, which leads to some code duplication if CONFIG_IA32_EMULATION is > > enabled. Therefore, the size reduction differs slightly: > > > > With CONFIG_IA32_EMULATION enabled (-0.13k): > > text data bss dec hex filename > > 16897 0 0 16897 4201 entry_64.o-orig > > 16767 0 0 16767 417f entry_64.o > > > > With CONFIG_IA32_EMULATION disabled (-0.27k): > > text data bss dec hex filename > > 16897 0 0 16897 4201 entry_64.o-orig > > 16622 0 0 16622 40ee entry_64.o > > > > Signed-off-by: Dominik Brodowski > > --- > > arch/x86/entry/entry_64.S | 65 ++++++++++++++++++++++++++--------------------- > > 1 file changed, 36 insertions(+), 29 deletions(-) > > > > diff --git a/arch/x86/entry/entry_64.S b/arch/x86/entry/entry_64.S > > index 3046b12a1acb..b60a3b692ca9 100644 > > --- a/arch/x86/entry/entry_64.S > > +++ b/arch/x86/entry/entry_64.S > > @@ -536,6 +536,31 @@ END(irq_entries_start) > > decl PER_CPU_VAR(irq_count) > > .endm > > > > +/* > > + * Switch to the thread stack. This is called with the IRET frame and > > + * orig_ax on the stack. (That is, RDI..R12 are not on the stack and > > + * space has not been allocated for them.) > > + */ > > +.macro DO_SWITCH_TO_THREAD_STACK > > + pushq %rdi > > + /* Need to switch before accessing the thread stack. */ > > + SWITCH_TO_KERNEL_CR3 scratch_reg=%rdi > > + movq %rsp, %rdi > > + movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp > > + UNWIND_HINT sp_offset=16 sp_reg=ORC_REG_DI > > + > > + pushq 7*8(%rdi) /* regs->ss */ > > + pushq 6*8(%rdi) /* regs->rsp */ > > + pushq 5*8(%rdi) /* regs->eflags */ > > + pushq 4*8(%rdi) /* regs->cs */ > > + pushq 3*8(%rdi) /* regs->ip */ > > + pushq 2*8(%rdi) /* regs->orig_ax */ > > + pushq 8(%rdi) /* return address */ > > + UNWIND_HINT_FUNC > > + > > + movq (%rdi), %rdi > > +.endm > > + > > /* > > * Interrupt entry/exit. > > * > > @@ -543,10 +568,17 @@ END(irq_entries_start) > > * > > * Entry runs with interrupts off. > > */ > > +/* 8(%rsp): ~(interrupt number) */ > > ENTRY(interrupt_helper) > > UNWIND_HINT_FUNC > > cld > > > > + testb $3, CS-ORIG_RAX+8(%rsp) > > + jz 1f > > + SWAPGS > > + DO_SWITCH_TO_THREAD_STACK > > +1: > > + > > PUSH_AND_CLEAR_REGS save_ret=1 > > ENCODE_FRAME_POINTER 8 > > > > @@ -579,12 +611,6 @@ END(interrupt_helper) > > .macro interrupt func > > cld > > > > - testb $3, CS-ORIG_RAX(%rsp) > > - jz 1f > > - SWAPGS > > - call switch_to_thread_stack > > -1: > > - > > call interrupt_helper > > > > call \func /* rdi points to pt_regs */ > > @@ -853,33 +879,14 @@ apicinterrupt IRQ_WORK_VECTOR irq_work_interrupt smp_irq_work_interrupt > > */ > > #define CPU_TSS_IST(x) PER_CPU_VAR(cpu_tss_rw) + (TSS_ist + ((x) - 1) * 8) > > > > -/* > > - * Switch to the thread stack. This is called with the IRET frame and > > - * orig_ax on the stack. (That is, RDI..R12 are not on the stack and > > - * space has not been allocated for them.) > > - */ > > +#if defined(CONFIG_IA32_EMULATION) > > +/* entry_64_compat.S::entry_INT80_compat expects this to be an ASM function */ > > ENTRY(switch_to_thread_stack) > > UNWIND_HINT_FUNC > > - > > - pushq %rdi > > - /* Need to switch before accessing the thread stack. */ > > - SWITCH_TO_KERNEL_CR3 scratch_reg=%rdi > > - movq %rsp, %rdi > > - movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp > > - UNWIND_HINT sp_offset=16 sp_reg=ORC_REG_DI > > - > > - pushq 7*8(%rdi) /* regs->ss */ > > - pushq 6*8(%rdi) /* regs->rsp */ > > - pushq 5*8(%rdi) /* regs->eflags */ > > - pushq 4*8(%rdi) /* regs->cs */ > > - pushq 3*8(%rdi) /* regs->ip */ > > - pushq 2*8(%rdi) /* regs->orig_ax */ > > - pushq 8(%rdi) /* return address */ > > - UNWIND_HINT_FUNC > > - > > - movq (%rdi), %rdi > > + DO_SWITCH_TO_THREAD_STACK > > ret > > END(switch_to_thread_stack) > > +#endif > > > > .macro idtentry sym do_sym has_error_code:req paranoid=0 shift_ist=-1 > > ENTRY(\sym) > > -- > > 2.16.1 > > > > Move the macro to calling.h, and inline it into the compat entry. That certainly sounds possible, but makes the macro more complex: Inlining means that the offsets need to be reduced by -8. But we need the current offset for the call from interrupt_helper. So such a change might make the code less readable. Thanks, Dominik