Received: by 10.223.185.116 with SMTP id b49csp2035444wrg; Thu, 15 Feb 2018 05:38:51 -0800 (PST) X-Google-Smtp-Source: AH8x227ma3e3VyyJGTCBV8++z8Pz3eLrI9x5oB+uWboL01X5VLiEDmNz0Xs0CZaFvMDYC/T+rLRI X-Received: by 10.99.95.71 with SMTP id t68mr2231098pgb.321.1518701931005; Thu, 15 Feb 2018 05:38:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518701930; cv=none; d=google.com; s=arc-20160816; b=xpCeJky4Q2xH2ydDwnIcRsz1TXQ3xYXaN+UbZG9+b5R/qAztFPtu/DHdGVOhqilOne KNyCOe5O7NaFol6iwKRivNSCAzBxP0rTQxJexlpJbick6nZfXd/lrhN0Arcaf+BuZCWf 65O7Mm7yaQQMCQ6sZ8BuqZ1tm/i9b5idcwlfr3oENgu4aIEDyH5avhqZTJIjH9WmhQNn h/OhVPd7eeew5cDKD7DNWOazxahoqgz1jZYkRpc30zvJMHw+1mn9KtDySpccCsVEiRrd kAB+RD6kiiLqSbNp9F9hSHiW/5XDmGOOyIA/Bi6TvhiU5OlfZQtDtBZddYoyC87zSX61 CDPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=NIlOufcxCCLTf6w5jigKwTLevI5xOAPWHLaOe1Um4qM=; b=Y2m4PI3VlRNMywbWUyUM4CeUgQ68/sRvjobB5fODkklpHhtcHqTuscErQ6Zor7zplO ZuebdoQQxteTFIm2eQrSLl2a2jZ0t3opRMkQyza+geCUbfGGz77qZQS7mtgF1qx9ssRu tglhi6OLgGXWbUbNCB/v2ixkungYtlX4/NNTPoom2RGFM0EZXH99TOYDbuZQEGbXGxrk FN9SDRgOAwk6vwolzeATXlU5RXezpg0hDpKPZsUxWba1vJds1gZerpM5xw4ryTVLiNS5 E0TRyfaUNr3so6ktxwTuiBjrgLbLiOd5X/5Pmw4FqCPdopmCjjHHgn5EUh3VczuIcgHb zCow== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l12-v6si2728698plc.751.2018.02.15.05.38.36; Thu, 15 Feb 2018 05:38:50 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1032952AbeBONh3 (ORCPT + 99 others); Thu, 15 Feb 2018 08:37:29 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:33290 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1032356AbeBONgN (ORCPT ); Thu, 15 Feb 2018 08:36:13 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w1FDYOWN003490; Thu, 15 Feb 2018 14:35:42 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2g3wfqbg39-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 15 Feb 2018 14:35:42 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 5138734; Thu, 15 Feb 2018 13:35:41 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas24.st.com [10.75.90.94]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 2DCCB4F27; Thu, 15 Feb 2018 13:35:41 +0000 (GMT) Received: from SAFEX1HUBCAS22.st.com (10.75.90.92) by Safex1hubcas24.st.com (10.75.90.94) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 15 Feb 2018 14:35:40 +0100 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.352.0; Thu, 15 Feb 2018 14:35:40 +0100 From: Ludovic Barre To: Ulf Hansson , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , Gerald Baeza , , , , , Ludovic Barre Subject: [PATCH 1/5] dt-bindings: mmc: document the stm32 sdmmc bindings Date: Thu, 15 Feb 2018 14:34:53 +0100 Message-ID: <1518701697-14242-2-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1518701697-14242-1-git-send-email-ludovic.Barre@st.com> References: <1518701697-14242-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-02-15_05:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre Document the binding for stm32 sdmmc controller. Signed-off-by: Ludovic Barre --- .../devicetree/bindings/mmc/st,stm32-sdmmc.txt | 35 ++++++++++++++++++++++ 1 file changed, 35 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/st,stm32-sdmmc.txt diff --git a/Documentation/devicetree/bindings/mmc/st,stm32-sdmmc.txt b/Documentation/devicetree/bindings/mmc/st,stm32-sdmmc.txt new file mode 100644 index 0000000..52eb1f8 --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/st,stm32-sdmmc.txt @@ -0,0 +1,35 @@ +* STMicroelectronics STM32 SDMMC controller + +The highspeed MMC host controller on STM32 soc family +provides an interface for MMC, SD and SDIO types of memory cards. + +This file documents differences between the core properties described +by mmc.txt and the properties used by the sdmmc driver. + +Required properties: + - compatible: Should be "st,stm32h7-sdmmc" + - reg: mmc controller base registers + - interrupts: Should contain the interrupt number + - clocks: Should contain phandle for the clock feeding the controller + - resets: Should contain phandle for the reset feeding the controller + +Optional property: +- st,dirpol: Allow to select direction polarity of external voltage + transceiver (which manage data and command direction). + if set: Voltage transceiver IOs are driven as output when direction signals are high, + else: Voltage transceiver IOs are driven as output when direction signals are low. +- st,negedge: generate data & command on sdmmc clock falling edge +- st,pin-ckin: use sdmmc_ckin pin from an external driver to sample + the receive data (example: with voltage switch transceiver). + +Example: + sdmmc1: sdmmc@52007000 { + compatible = "st,stm32h7-sdmmc"; + reg = <0x52007000 0x1000>; + interrupts = <49>; + clocks = <&rcc SDMMC1_CK>; + resets = <&rcc SDMMC1_R>; + bus-width = <4>; + cap-sd-highspeed; + cap-mmc-highspeed; + }; -- 2.7.4