Received: by 10.223.185.116 with SMTP id b49csp2375822wrg; Thu, 15 Feb 2018 10:38:28 -0800 (PST) X-Google-Smtp-Source: AH8x224jNyjSQIr09zYgKp6NDUORR75qdnVHWwhoIohvawLcHALui4iA2JPC2IvPQN8bjCP0kwXq X-Received: by 2002:a17:902:8501:: with SMTP id bj1-v6mr3415386plb.5.1518719908295; Thu, 15 Feb 2018 10:38:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518719908; cv=none; d=google.com; s=arc-20160816; b=jmX2iHhUZoBol2dsVcDv8snI9PsngQPwkH5+3evifwk/YYBfVsd3+8y7B1mYQKH70k PJ2iD3W/Owo/jUEa9aCB2ESbQknvdDHNFiZg5Sz9paxe32MQR1RjZoc8EfPbtrf5nrsx RfUqTtMZdwulotw+Y39ltvEH5meTkFbbzvkqd0IgNXnQcCW0DGVsmSf2k3rb34wDOrTN xHXMe3I/K+0FMKnI7wK1dGibfkU3FUJj/rbAqv/pJItVpAVPScV91qTrJ5Ro2a3i8jnM CocH0t4FKBWMt+Q2Xa+MaBeXIoRSs8SkcZgS+9VgEWK4mqwOluXra+tCjNL8KZE8iVwv BjxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=Nqd8lJ06NDXoU3kllASCE9btBZw1lKdR/m4SHtQ/WDE=; b=BjDjyt+nxM+afKxc4MSs2F89TWNouwQgU0I2t7y4AXMWbZkeVDoyerxALSh3I4kImd V+NpAppUaHvQplEIHWEYTqt3AVwgyJc5NrGyZqNVbBLFSeYmhKeLWe00QfzgIWAhf26u ZA4nTZjWDOwQDL3dEochWIUObyiDsKkAH0eMq++DOwEergVkuzKmeGEwNKX6TCD1clj7 dwap3z+DPcisi5C/VQGnPFnR2qDhIfBJvrLEbYITQa87K6XCpApxGESGAChiwiobwoPZ CkzOzV03qLIDuFuWQSNsVOdX9Y4w1/IfMMYq04LZBbPn/7taPCtUwONm1v82dugwlNUk rZAw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c10si2897943pge.396.2018.02.15.10.38.13; Thu, 15 Feb 2018 10:38:28 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1946307AbeBOSgu (ORCPT + 99 others); Thu, 15 Feb 2018 13:36:50 -0500 Received: from lb1-smtp-cloud8.xs4all.net ([194.109.24.21]:46666 "EHLO lb1-smtp-cloud8.xs4all.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1162888AbeBOSgp (ORCPT ); Thu, 15 Feb 2018 13:36:45 -0500 Received: from [192.168.1.10] ([80.101.105.217]) by smtp-cloud8.xs4all.net with ESMTPA id mOOfefn44ar0wmOOgeDaQ2; Thu, 15 Feb 2018 19:36:43 +0100 Subject: Re: [PATCH v13 7/8] ARM: dts: imx: Add TDA19971 HDMI Receiver to GW54xx To: Tim Harvey , linux-media@vger.kernel.org, alsa-devel@alsa-project.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, shawnguo@kernel.org, Steve Longerbeam , Philipp Zabel , Hans Verkuil , Mauro Carvalho Chehab References: <1518717336-6271-1-git-send-email-tharvey@gateworks.com> <1518717336-6271-8-git-send-email-tharvey@gateworks.com> From: Hans Verkuil Message-ID: <7732637c-93bf-fac2-5553-695782890254@xs4all.nl> Date: Thu, 15 Feb 2018 19:36:43 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <1518717336-6271-8-git-send-email-tharvey@gateworks.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit X-CMAE-Envelope: MS4wfHqcvSOy5d3DRRwRlwkUAD0mmr/JF0UxhcfKD2FuqqQk9JZ4VV0GhyH9mQjCOEWgZunqXB5GS6lyS4x9rwHeJo04k4pp8FFMHnD60DZ2XPH1kjd5Z0Qk Fj/JtZVhVfLFlDGILWXadpOr0Bu06aFTQXfCfK9lntBAuxHbnz+oQFgIe6KpZRhBzKCdQKPXsUrcgmZ3sZ3D9peWrBONYs1GEz/ABA9YKiHB64OshCrNvor5 ZLpSZZBQICl1kDLEks3tf6pYlGlc88aGOAwuMyZaMxn34P5kuhNRUhVjeFDV4K1uaUHt6NyS5LztnPXuzLhsiA3kU/HoJl/t4yeE09LbPX3zDiFiNNWc4Ol/ pEOEn9s2mA9GwJ0Ak07mtax60ryMC3C1J1Tgzh1fEkYpTwm9BhIAn7PTSlz5ZZCyiboONR2FXWgCMaWEYbD9uz3d/Pgmk2hMZUfWRqqkqKzG3WczWbbHrU/J MXeGEbb/yGisViVM Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 15/02/18 18:55, Tim Harvey wrote: > The GW54xx has a front-panel microHDMI connector routed to a TDA19971 > which is connected the the IPU CSI when using IMX6Q. I assume that this and the next patch go through another subsystem for arm and/or imx? Regards, Hans > > Signed-off-by: Tim Harvey > --- > v5: > - remove leading 0 from unit address > - add newline between property list and child node > > v4: no changes > v3: no changes > > v2: > - add HDMI audio input support > > arch/arm/boot/dts/imx6q-gw54xx.dts | 105 ++++++++++++++++++++++++++++++++++ > arch/arm/boot/dts/imx6qdl-gw54xx.dtsi | 29 +++++++++- > 2 files changed, 131 insertions(+), 3 deletions(-) > > diff --git a/arch/arm/boot/dts/imx6q-gw54xx.dts b/arch/arm/boot/dts/imx6q-gw54xx.dts > index 56e5b50..0477120 100644 > --- a/arch/arm/boot/dts/imx6q-gw54xx.dts > +++ b/arch/arm/boot/dts/imx6q-gw54xx.dts > @@ -12,10 +12,30 @@ > /dts-v1/; > #include "imx6q.dtsi" > #include "imx6qdl-gw54xx.dtsi" > +#include > > / { > model = "Gateworks Ventana i.MX6 Dual/Quad GW54XX"; > compatible = "gw,imx6q-gw54xx", "gw,ventana", "fsl,imx6q"; > + > + sound-digital { > + compatible = "simple-audio-card"; > + simple-audio-card,name = "tda1997x-audio"; > + > + simple-audio-card,dai-link@0 { > + format = "i2s"; > + > + cpu { > + sound-dai = <&ssi2>; > + }; > + > + codec { > + bitclock-master; > + frame-master; > + sound-dai = <&tda1997x>; > + }; > + }; > + }; > }; > > &i2c3 { > @@ -35,6 +55,61 @@ > }; > }; > }; > + > + tda1997x: codec@48 { > + compatible = "nxp,tda19971"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_tda1997x>; > + reg = <0x48>; > + interrupt-parent = <&gpio1>; > + interrupts = <7 IRQ_TYPE_LEVEL_LOW>; > + DOVDD-supply = <®_3p3v>; > + AVDD-supply = <&sw4_reg>; > + DVDD-supply = <&sw4_reg>; > + #sound-dai-cells = <0>; > + nxp,audout-format = "i2s"; > + nxp,audout-layout = <0>; > + nxp,audout-width = <16>; > + nxp,audout-mclk-fs = <128>; > + /* > + * The 8bpp YUV422 semi-planar mode outputs CbCr[11:4] > + * and Y[11:4] across 16bits in the same cycle > + * which we map to VP[15:08]<->CSI_DATA[19:12] > + */ > + nxp,vidout-portcfg = > + /*G_Y_11_8<->VP[15:12]<->CSI_DATA[19:16]*/ > + < TDA1997X_VP24_V15_12 TDA1997X_G_Y_11_8 >, > + /*G_Y_7_4<->VP[11:08]<->CSI_DATA[15:12]*/ > + < TDA1997X_VP24_V11_08 TDA1997X_G_Y_7_4 >, > + /*R_CR_CBCR_11_8<->VP[07:04]<->CSI_DATA[11:08]*/ > + < TDA1997X_VP24_V07_04 TDA1997X_R_CR_CBCR_11_8 >, > + /*R_CR_CBCR_7_4<->VP[03:00]<->CSI_DATA[07:04]*/ > + < TDA1997X_VP24_V03_00 TDA1997X_R_CR_CBCR_7_4 >; > + > + port { > + tda1997x_to_ipu1_csi0_mux: endpoint { > + remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>; > + bus-width = <16>; > + hsync-active = <1>; > + vsync-active = <1>; > + data-active = <1>; > + }; > + }; > + }; > +}; > + > +&ipu1_csi0_from_ipu1_csi0_mux { > + bus-width = <16>; > +}; > + > +&ipu1_csi0_mux_from_parallel_sensor { > + remote-endpoint = <&tda1997x_to_ipu1_csi0_mux>; > + bus-width = <16>; > +}; > + > +&ipu1_csi0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_ipu1_csi0>; > }; > > &ipu2_csi1_from_ipu2_csi1_mux { > @@ -63,6 +138,30 @@ > >; > }; > > + pinctrl_ipu1_csi0: ipu1_csi0grp { > + fsl,pins = < > + MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x1b0b0 > + MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x1b0b0 > + MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x1b0b0 > + MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x1b0b0 > + MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x1b0b0 > + >; > + }; > + > pinctrl_ipu2_csi1: ipu2_csi1grp { > fsl,pins = < > MX6QDL_PAD_EIM_EB2__IPU2_CSI1_DATA19 0x1b0b0 > @@ -78,4 +177,10 @@ > MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK 0x1b0b0 > >; > }; > + > + pinctrl_tda1997x: tda1997xgrp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0 > + >; > + }; > }; > diff --git a/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi b/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi > index eab75f3..f9e1fb9 100644 > --- a/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi > +++ b/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi > @@ -10,6 +10,7 @@ > */ > > #include > +#include > > / { > /* these are used by bootloader for disabling nodes */ > @@ -114,12 +115,12 @@ > }; > }; > > - sound { > + sound-analog { > compatible = "fsl,imx6q-ventana-sgtl5000", > "fsl,imx-audio-sgtl5000"; > model = "sgtl5000-audio"; > ssi-controller = <&ssi1>; > - audio-codec = <&codec>; > + audio-codec = <&sgtl5000>; > audio-routing = > "MIC_IN", "Mic Jack", > "Mic Jack", "Mic Bias", > @@ -133,6 +134,25 @@ > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_audmux>; /* AUD4<->sgtl5000 */ > status = "okay"; > + > + ssi2 { > + fsl,audmux-port = <1>; > + fsl,port-config = < > + (IMX_AUDMUX_V2_PTCR_TFSDIR | > + IMX_AUDMUX_V2_PTCR_TFSEL(4+8) | /* RXFS */ > + IMX_AUDMUX_V2_PTCR_TCLKDIR | > + IMX_AUDMUX_V2_PTCR_TCSEL(4+8) | /* RXC */ > + IMX_AUDMUX_V2_PTCR_SYN) > + IMX_AUDMUX_V2_PDCR_RXDSEL(4) > + >; > + }; > + > + aud5 { > + fsl,audmux-port = <4>; > + fsl,port-config = < > + IMX_AUDMUX_V2_PTCR_SYN > + IMX_AUDMUX_V2_PDCR_RXDSEL(1)>; > + }; > }; > > &can1 { > @@ -331,7 +351,7 @@ > pinctrl-0 = <&pinctrl_i2c3>; > status = "okay"; > > - codec: sgtl5000@a { > + sgtl5000: codec@a { > compatible = "fsl,sgtl5000"; > reg = <0x0a>; > clocks = <&clks IMX6QDL_CLK_CKO>; > @@ -475,6 +495,9 @@ > MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x110b0 > MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0 > MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0 /* AUD4_MCK */ > + MX6QDL_PAD_EIM_D25__AUD5_RXC 0x130b0 > + MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x130b0 > + MX6QDL_PAD_EIM_D24__AUD5_RXFS 0x130b0 > >; > }; > >