Received: by 10.223.185.116 with SMTP id b49csp1029866wrg; Fri, 16 Feb 2018 11:06:46 -0800 (PST) X-Google-Smtp-Source: AH8x226ioeLIKG/uF7uQQ44jDnD9eMF+wvIpBjc4vqFkVo5drQi1yx8rbeOwP0VA6IJquZuRkegC X-Received: by 10.99.95.142 with SMTP id t136mr5784737pgb.94.1518808006794; Fri, 16 Feb 2018 11:06:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518808006; cv=none; d=google.com; s=arc-20160816; b=P+N5AjnXb9XmdL9V9VlyivDIKOLY2ho9CUei1v4zN0Gu2yzgu3kaATGOqUu5g/qPzq OleLvxM0ci4/rHq6zt636cl25NBxBBi0zjCHtEj6HwywEyFvY8CgmuWBH1jPMG0AzSPi gO11VD5JIqUrOt56hZawKAlTF6qc3nyP+ZyVFEznKhP3o5IAmTYs0daOU23xt0Sn67UY a1r28aZtWOXRJ1nBPSpywHhJcLNGnrnOItHduCT9oByZ7AUwToOH3KlFS+J/9W6eoHnh EdeD+8Nw3Q1DD519kHgA0klF/t9cF2mNt/ChN551apgI6nIVkYhpdw+bD0m4J4bLvZ5x mLEw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=sA0PhF7YNL5Pu7k/Vdp+TGE/nMJHLv+hHlYXR7B+n6s=; b=Ez/7j402zAmYT4mnYEG+kmzZjpVw7Dzd137m39SdyvrZlYlXArw53o+RIX1wT5uspG +uWeao40UzvPIyCujI9kserzY6Yk8BSKWSgxyeRunZSJjm8jYwK3XY8JGceyo8Dy11Qj Wr5jKe8Zo3wEhuRsykFrxsiTU4RVVyF469KssK1wTS4V0uyw7V78SLQuANtSSwTiTT+y QLn0ongpHEv7mTLYkkT76R0FKSsTOHvKPH8QHXDrzjjZGZnExEUru+/SwM5oiDTuPfUt XpZVvhJl4Q0hIzxSkDzZZQQ2xDknCbPPgl+fDyYyMRm0Og4r2QOivSqWdUdueg3rB8iA Qj7Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=su+Yx5L6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 199si1489594pfy.92.2018.02.16.11.06.32; Fri, 16 Feb 2018 11:06:46 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=su+Yx5L6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966715AbeBPMew (ORCPT + 99 others); Fri, 16 Feb 2018 07:34:52 -0500 Received: from mail-qt0-f195.google.com ([209.85.216.195]:44701 "EHLO mail-qt0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S966628AbeBPMeu (ORCPT ); Fri, 16 Feb 2018 07:34:50 -0500 Received: by mail-qt0-f195.google.com with SMTP id f18so3523670qth.11 for ; Fri, 16 Feb 2018 04:34:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=sA0PhF7YNL5Pu7k/Vdp+TGE/nMJHLv+hHlYXR7B+n6s=; b=su+Yx5L6xwnH2g6KrlQLOoZ5UD3b7cVMO20wlW9+ZgA+mhk9rHSejhGcwvTwxWpDGQ Ru4dlhEd0CAXpvNYM9NUK7v1VF66wO8C8p1VsmlQXgniQGnnLgSkgin6lcjtxpOmJnH1 HGh1akV376TKsLnpf7kuKKicMvrBF632lr8QoNeNsD5XZPxO3/PaI5sBUH0dR41uKfv+ wSpkz4rnonKUHtUvgV5WndmSlMrlVXL64TlPcB/UnvstN+V8xcJUvQ7FRF84F3wkmOnt 1+aXsZgjIaekttvJ+jLHl9+p77odI/HQzTYbk/KsV2bfgBA1SUZFjTDUttS5e9eEGOyc z68g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=sA0PhF7YNL5Pu7k/Vdp+TGE/nMJHLv+hHlYXR7B+n6s=; b=Oh20UZPOncl+LD2+Hk4/xTVvZdhEJg3pMR7n9cT7DE+9F3PJQgcMSdjwckpBtbihMR NnvygHqDTUm2MzcXHYxxkiuVVTibwghAIZlvzOtfGUZ/WYza0FPMYWiNXFsjHvSv1gGb emJPzsGxXGv+AUU8yrOP0bCfy2d1x8kwy1y61LtKknO68RYgPfgBrBbSPznnnyfV6GLb 3eaghq8DnCyYZ3/J7ZfBqz5ml9qAjTdMtAwUZ0zk88R/8ZdLL+/I6XyF9Zsj6iFTrYxz viHe+C3fDJPH+zD8RJefQ4oyjbRFAZavQtHvs5k5VZCzCjGZzDime59KW9j6YH4TmqCQ KNeQ== X-Gm-Message-State: APf1xPA2ysq2wASnMu+jBfj9gy8+5QuTbLWo0zDUgkuTGuvTZNJxxioC CW3tETcjmhTlEwAS8D8ChRXLm5ZuvBx7e55EBgg= X-Received: by 10.200.11.13 with SMTP id e13mr10001317qti.340.1518784490103; Fri, 16 Feb 2018 04:34:50 -0800 (PST) MIME-Version: 1.0 Received: by 10.200.25.146 with HTTP; Fri, 16 Feb 2018 04:34:49 -0800 (PST) In-Reply-To: References: <20180130202913.28724-1-thierry.escande@collabora.com> <20180130202913.28724-34-thierry.escande@collabora.com> <1517403243.14302.1.camel@pengutronix.de> From: Enric Balletbo Serra Date: Fri, 16 Feb 2018 13:34:49 +0100 Message-ID: Subject: Re: [PATCH v3 33/43] drm/panel: simple: Change mode for Sharp lq123p1jx31 To: Doug Anderson Cc: Sean Paul , Haixia Shi , Thierry Escande , Lin Huang , David Airlie , Linux Kernel Mailing List , dri-devel , Tomasz Figa , "open list:ARM/Rockchip SoC..." , Thierry Reding , Yakir Yang , Enric Balletbo i Serra , =?UTF-8?Q?=C3=98rjan_Eide?= , Mark Yao , Zain Wang Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, 2018-01-31 17:52 GMT+01:00 Doug Anderson : > Hi, > > > On Wed, Jan 31, 2018 at 7:16 AM, Sean Paul wrote: >> On Wed, Jan 31, 2018 at 7:54 AM, Lucas Stach wrote: >>> Am Dienstag, den 30.01.2018, 21:29 +0100 schrieb Thierry Escande: >>>> From: Sean Paul >>>> >>>> Change the mode for Sharp lq123p1jx31 panel to something more >>>> rockchip-friendly such that we can use the fixed PLLs to >>>> generate the pixel clock >>> >>> This should really switch to a display timing instead of exposing a >>> single mode. The display timing has min, typical, max tuples for all >>> the timings values, which would allow the attached driver to vary the >>> timings inside the allowed bounds if it makes sense. >>> >>> Trying to hit a specific pixel clock to free up a PLL is exactly one of >>> the use cases envisioned for the display timings stuff. >>> >> >> Agreed, I think we had this discussion the first time around. We >> should drop this patch. >> >> Thanks for catching this! > > Are you sure we should drop this? In order for things to work > properly (not generate noise on the digitizer or other EMI), this > needs to run at a very specific pixel clock with very specific > blanking times. I know that earlier we had slightly different > blanking times and Samsung came back and said that there was noise on > the digitizer. I could be wrong, but I don't think there's any way > currently to be able to specify exactly what timings should be used on > a particular board. > > Don't get be wrong--I think a patch such as this one that claims a > single board's timings as the "right" ones for a generic panel is a > bit of a hack. ...but at the same time there are no other users of > this panel (that I know of) in mainline and the timings presented here > are certainly sane timings for this panel. > > In any case, previous discussion at: https://patchwork.kernel.org/patch/9614603/ > > > ...oh, and looking at the previous discussion reminds me that the > timings presented in this here patch are actually not the right ones > (they have the right PLL, but the wrong blankings to avoid the noise > issues). See > As Thierry no longer has the hardware to test these patch series, I'll take care of these and follow the upstreaming process. I think that doesn't make sense send a v4 version of all 43 patches for this change. Right now, only this patch received comments so I'll wait a bit more for if we can get the other patches reviewed. If the others are fine just and I don't need to send a new version just don't apply this one and I will send a second version of that specific patch. Or even better, is really trivial what needs to be changed, so maybe the maintainer can do it? ;) Regards, Enric > > > -Doug > _______________________________________________ > dri-devel mailing list > dri-devel@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/dri-devel