Received: by 10.223.185.116 with SMTP id b49csp1626062wrg; Sat, 17 Feb 2018 01:40:00 -0800 (PST) X-Google-Smtp-Source: AH8x2255sVjozIomH4spMRFyskRcn5cEIum5E9Kk724N+9jzB90Nu41tWo3iSjAa329PkEzI2S9A X-Received: by 2002:a17:902:4d46:: with SMTP id o6-v6mr8201704plh.166.1518860400319; Sat, 17 Feb 2018 01:40:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518860400; cv=none; d=google.com; s=arc-20160816; b=KrKEmEM48Un2WJk4ELKKXxqMKOSoVMhyh/UHcB1AwFDY5dxh674FxUIz3aAzHIypl8 gs2l4Kl14/jKpXPxvkS3uM1UwMDt8tNZN7Y3aIWGxI4elSQZT7SiyW3sLAoggLjzuprw ojXM05mbVRv0tmyjbTV7KqlFQy3aXeE/gvJCaPEWVGDALSUguItH++iIVNuA1rwoj8b4 ZvgcGVzr9V/+ePxVs9hA4rXH2u6ErKDV0OO/oVucrDlO5zhIDQMblybFZ4eKH3zM68zT iNEhQ9cKb83kp4i12rE3aWN+PzDrbPNroKIZbegITuOV/OlMlijFAdg8bcTikK38mLsr XdRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=zNOMCold6Y7DVAB6nWLtqZ9rFOmaO53l56Hopz/7USo=; b=dK0UhwsMXV2Lgspc6h31krb6B9RMB7zehT3j9s/SMB4MwXiSVfJCSE6r7R78CO3p87 G4GE82csGZGqIPP2WW+IsPaZWfuph3ut/QV5fMUWAZy+jIzLWNe6XAu9EhU1hSAmo5/i 73Ma1aQDO4DSFgVhKRg945e8xYJmyTwuvUpKmZQ7uPL5sI7wE/GAiHclDhqe37ERk3v5 8bGP9Xxzky/0ZabB7iiP8mPqPB2j8PhkUnM9xq1hOnEzbqQZBzp96uC34lQus8mtjiof RflAD+Il3EotKvnUAhWWDqyOW8W26X2Mjzwj93goI61aXs8sbJgR3SXjWGuMazSSIqcZ dbVA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y26si937574pfe.232.2018.02.17.01.39.46; Sat, 17 Feb 2018 01:40:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751092AbeBQJjI (ORCPT + 99 others); Sat, 17 Feb 2018 04:39:08 -0500 Received: from gloria.sntech.de ([95.129.55.99]:56370 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751054AbeBQJjH (ORCPT ); Sat, 17 Feb 2018 04:39:07 -0500 Received: from ip9234b6d7.dynamic.kabel-deutschland.de ([146.52.182.215] helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.1:DHE_RSA_AES_256_CBC_SHA1:256) (Exim 4.80) (envelope-from ) id 1emyxO-00006O-Ah; Sat, 17 Feb 2018 10:38:58 +0100 From: Heiko =?ISO-8859-1?Q?St=FCbner?= To: Klaus Goger Cc: linux-rockchip@lists.infradead.org, Mark Rutland , Rob Herring , linux-kernel@vger.kernel.org Subject: Re: [PATCH 4/4] arm64: dts: rockchip: add OPPs for rk3368-lion Date: Sat, 17 Feb 2018 10:38:57 +0100 Message-ID: <2925711.gDsaR89c37@diego> In-Reply-To: <20180130123931.50781-5-klaus.goger@theobroma-systems.com> References: <20180130123931.50781-1-klaus.goger@theobroma-systems.com> <20180130123931.50781-5-klaus.goger@theobroma-systems.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Dienstag, 30. Januar 2018, 13:39:31 CET schrieb Klaus Goger: > This adds CPU operation points for the RK3368. We only add them to the > the RK3368-uQ7 SoM (Lion) because patches for the SoC where reverted > in the past. > commit 6354a06cbaa8 ("Revert "arm64: dts: rockchip: Add basic cpu > frequencies for RK3368"") > > Signed-off-by: Klaus Goger > > --- > > arch/arm64/boot/dts/rockchip/rk3368-lion.dtsi | 96 > ++++++++++++++++++++++++--- 1 file changed, 88 insertions(+), 8 > deletions(-) > > diff --git a/arch/arm64/boot/dts/rockchip/rk3368-lion.dtsi > b/arch/arm64/boot/dts/rockchip/rk3368-lion.dtsi index > 72be1ae0854f..881f0b44c5b5 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3368-lion.dtsi > +++ b/arch/arm64/boot/dts/rockchip/rk3368-lion.dtsi > @@ -11,6 +11,70 @@ > stdout-path = "serial0:115200n8"; > }; > > + cluster0_opp: opp-table0 { > + compatible = "operating-points-v2"; > + opp-shared; > + > + opp00 { > + opp-hz = /bits/ 64 <408000000>; > + opp-microvolt = <950000 950000 1350000>; > + clock-latency-ns = <40000>; > + }; > + opp01 { > + opp-hz = /bits/ 64 <600000000>; > + opp-microvolt = <950000 950000 1350000>; > + }; > + opp02 { > + opp-hz = /bits/ 64 <816000000>; > + opp-microvolt = <975000 975000 1350000>; > + }; > + opp03 { > + opp-hz = /bits/ 64 <1008000000>; > + opp-microvolt = <1050000 1050000 1350000>; > + }; > + opp04 { > + opp-hz = /bits/ 64 <1200000000>; > + opp-microvolt = <1150000 1150000 1350000>; > + }; > + opp05 { > + opp-hz = /bits/ 64 <1416000000>; > + opp-microvolt = <1300000 1300000 1350000>; > + turbo-mode; > + }; > + opp06 { > + opp-hz = /bits/ 64 <1512000000>; > + opp-microvolt = <1300000 1300000 1350000>; > + turbo-mode; > + }; > + }; > + > + cluster1_opp: opp-table1 { > + compatible = "operating-points-v2"; > + opp-shared; > + > + opp00 { > + opp-hz = /bits/ 64 <408000000>; > + opp-microvolt = <950000 950000 1350000>; > + clock-latency-ns = <40000>; > + }; > + opp01 { > + opp-hz = /bits/ 64 <600000000>; > + opp-microvolt = <950000 950000 1350000>; > + }; > + opp02 { > + opp-hz = /bits/ 64 <816000000>; > + opp-microvolt = <1025000 1025000 1350000>; > + }; > + opp03 { > + opp-hz = /bits/ 64 <1008000000>; > + opp-microvolt = <1125000 1125000 1350000>; > + }; > + opp04 { > + opp-hz = /bits/ 64 <1200000000>; > + opp-microvolt = <1225000 1225000 1350000>; > + }; > + }; > + > ext_gmac: gmac-clk { > compatible = "fixed-clock"; > clock-frequency = <125000000>; > @@ -239,36 +303,52 @@ > status = "okay"; > }; > > -&cpu_l0 { > +&cpu_b0 { > + clocks = <&cru ARMCLKB>; > cpu-supply = <&vdd_cpu>; > + operating-points-v2 = <&cluster0_opp>; > }; Looks ok for the time being until we have working general OPPs for rk3368 but can you please adapt the patch to not unecessarily touch the &cpu_XX handles? Thanks Heiko