Received: by 10.223.185.116 with SMTP id b49csp1661243wrg; Sat, 17 Feb 2018 02:31:46 -0800 (PST) X-Google-Smtp-Source: AH8x226WVKWBIXbp0pgUSuT5qWSpFv+DUiPrr8Ws+wu4EnejiqbNmxBZv2RWjXZNfizKQd811A0d X-Received: by 2002:a17:902:2f03:: with SMTP id s3-v6mr8688175plb.112.1518863506027; Sat, 17 Feb 2018 02:31:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518863505; cv=none; d=google.com; s=arc-20160816; b=BD2E5ULLQHACBKZvk290lYXwubURfdiPmOXuE5nAz5FqCAy/LtnqqFtY1N5JJZs0a8 nomGoqDF4J91d2cT/8Y+DqpVOKWuJxkk6N/AyLtTOYMuxKUHWVBMXTBHnIB/QahzQlKr z5EeZ0GBaEtzfVhg6StRM9SmyRPmiy3I+Ws2WTlWW4xTbuConVRAFgAbtyswFDirIDS7 hpqlmffsAQJk5o/wZ43y+Z6C3mEJrl1Du8plwyaECr/u2bTJIeNoZh5e/2IUj/YZcGP2 Qz37ooa+kMGtLBHHz5e/Di1YgRBZAI5EdCkxw8Jc6xiMHZSg3At17npzdD0RF5elVf5r ugnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=G5N6zXFoi9bEYa/XMqwooBr4S3GUxL6K9M/4kZBSk3g=; b=UfO8tTWrgYLIHjTNydA+U1qALbHPGZ7tBeCKDyckuc0FpwanlMlhj7ZggNqp/Mz+Xf 1antNGSkSgq8aKBnCli2QDL6/7+B9MyAtXlHRzsUWrBsCQpulpd3C6LKl0ZVSI6Ml5+B HY823rDTsdQPRVMU9KMH/mKH3Q05XRcospQvvrKLDpHGGMReATTGRgiRr559/xRgZVYa 45il0ZTUfZivJzH3fRncefdWokR6H1QZFlxvnnx3zmHEd5fExRSuK+ZQYt5qAFvs3k/W AKzD2uE8/svBf5P6NIz+kpehNkYe10X8tIjRWXqX7/70ZGeMT4O5cxxDivbPHr3ONDF9 mExA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k136si843817pga.44.2018.02.17.02.31.31; Sat, 17 Feb 2018 02:31:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751075AbeBQKaw (ORCPT + 99 others); Sat, 17 Feb 2018 05:30:52 -0500 Received: from mail.skyhub.de ([5.9.137.197]:39786 "EHLO mail.skyhub.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750771AbeBQKav (ORCPT ); Sat, 17 Feb 2018 05:30:51 -0500 X-Virus-Scanned: Nedap ESD1 at mail.skyhub.de Received: from mail.skyhub.de ([127.0.0.1]) by localhost (blast.alien8.de [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id ZhJVKyMdQz9O; Sat, 17 Feb 2018 11:30:50 +0100 (CET) Received: from pd.tnic (p200300EC2BD7470020BE9E2980CDD671.dip0.t-ipconnect.de [IPv6:2003:ec:2bd7:4700:20be:9e29:80cd:d671]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id E53CD1EC020A; Sat, 17 Feb 2018 11:30:49 +0100 (CET) Date: Sat, 17 Feb 2018 11:30:44 +0100 From: Borislav Petkov To: Yazen Ghannam Cc: linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org, tony.luck@intel.com, x86@kernel.org Subject: Re: [PATCH v2 4/4] x86/MCE/AMD: Carve out SMCA get_block_address() code Message-ID: <20180217103044.GB25916@pd.tnic> References: <20180215210943.11530-1-Yazen.Ghannam@amd.com> <20180215210943.11530-4-Yazen.Ghannam@amd.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20180215210943.11530-4-Yazen.Ghannam@amd.com> User-Agent: Mutt/1.9.3 (2018-01-21) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Feb 15, 2018 at 03:09:43PM -0600, Yazen Ghannam wrote: > From: Yazen Ghannam > > Carve out the SMCA code in get_block_address() into a separate helper > function. > > No functional change. > > Signed-off-by: Yazen Ghannam > --- > v1->v2: > * New in this series. > > arch/x86/kernel/cpu/mcheck/mce_amd.c | 59 ++++++++++++++++++++---------------- > 1 file changed, 33 insertions(+), 26 deletions(-) All look ok to me, this last one I massaged a bit to save an indentation level, see below. Running them a bit on the boxes here... --- From: Yazen Ghannam Date: Thu, 15 Feb 2018 15:09:43 -0600 Subject: [PATCH] x86/MCE/AMD: Carve out SMCA get_block_address() code Carve out the SMCA code in get_block_address() into a separate helper function. No functional change. Signed-off-by: Yazen Ghannam Cc: Tony Luck Cc: linux-edac Cc: x86-ml Link: http://lkml.kernel.org/r/20180215210943.11530-4-Yazen.Ghannam@amd.com [ Save an indentation level. ] Signed-off-by: Borislav Petkov --- arch/x86/kernel/cpu/mcheck/mce_amd.c | 57 ++++++++++++++++++++---------------- 1 file changed, 31 insertions(+), 26 deletions(-) diff --git a/arch/x86/kernel/cpu/mcheck/mce_amd.c b/arch/x86/kernel/cpu/mcheck/mce_amd.c index 12bc2863a4d6..f7666eef4a87 100644 --- a/arch/x86/kernel/cpu/mcheck/mce_amd.c +++ b/arch/x86/kernel/cpu/mcheck/mce_amd.c @@ -431,6 +431,35 @@ static void deferred_error_interrupt_enable(struct cpuinfo_x86 *c) wrmsr(MSR_CU_DEF_ERR, low, high); } +static u32 smca_get_block_address(unsigned int cpu, unsigned int bank, + unsigned int block) +{ + u32 low, high; + u32 addr = 0; + + if (smca_get_bank_type(bank) == SMCA_RESERVED) + return addr; + + if (!block) + return MSR_AMD64_SMCA_MCx_MISC(bank); + + /* + * For SMCA enabled processors, BLKPTR field of the first MISC register + * (MCx_MISC0) indicates presence of additional MISC regs set (MISC1-4). + */ + if (rdmsr_safe_on_cpu(cpu, MSR_AMD64_SMCA_MCx_CONFIG(bank), &low, &high)) + return addr; + + if (!(low & MCI_CONFIG_MCAX)) + return addr; + + if (!rdmsr_safe_on_cpu(cpu, MSR_AMD64_SMCA_MCx_MISC(bank), &low, &high) && + (low & MASK_BLKPTR_LO)) + return MSR_AMD64_SMCA_MCx_MISCy(bank, block - 1); + + return addr; +} + static u32 get_block_address(unsigned int cpu, u32 current_addr, u32 low, u32 high, unsigned int bank, unsigned int block) { @@ -451,32 +480,8 @@ static u32 get_block_address(unsigned int cpu, u32 current_addr, u32 low, u32 hi } } - if (mce_flags.smca) { - if (smca_get_bank_type(bank) == SMCA_RESERVED) - return addr; - - if (!block) { - addr = MSR_AMD64_SMCA_MCx_MISC(bank); - } else { - /* - * For SMCA enabled processors, BLKPTR field of the - * first MISC register (MCx_MISC0) indicates presence of - * additional MISC register set (MISC1-4). - */ - u32 low, high; - - if (rdmsr_safe_on_cpu(cpu, MSR_AMD64_SMCA_MCx_CONFIG(bank), &low, &high)) - return addr; - - if (!(low & MCI_CONFIG_MCAX)) - return addr; - - if (!rdmsr_safe_on_cpu(cpu, MSR_AMD64_SMCA_MCx_MISC(bank), &low, &high) && - (low & MASK_BLKPTR_LO)) - addr = MSR_AMD64_SMCA_MCx_MISCy(bank, block - 1); - } - return addr; - } + if (mce_flags.smca) + return smca_get_block_address(cpu, bank, block); /* Fall back to method we used for older processors: */ switch (block) { -- 2.13.0 -- Regards/Gruss, Boris. Good mailing practices for 400: avoid top-posting and trim the reply.