Received: by 10.223.185.116 with SMTP id b49csp3673096wrg; Mon, 19 Feb 2018 04:10:45 -0800 (PST) X-Google-Smtp-Source: AH8x22502e4DlCzUGHO6QiDL4Gl4gpTJb7vBc/PqQG/MP4tEJ0hCy2fPl29cGRUFd+xrO4+kk5NQ X-Received: by 2002:a17:902:6e8c:: with SMTP id v12-v6mr13978583plk.424.1519042245266; Mon, 19 Feb 2018 04:10:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519042245; cv=none; d=google.com; s=arc-20160816; b=qfGoXJU+oQSAo4ocDlynfAEXlIHfTmUuS2qxy6Huyf0bmRy48smoqp61NaslJe9KJt v3fCJzxaB5tNGicFBL6Hc0AGDps4+78IUTn/tZJrGM7ETY+ryWXcx6hlDOQK4pAhl4sS 4CIRDSCaK5Fv7bb5jJ+D2BFbHz5cgsl4aIJltlSx4Tm1kQXYaI9jKAiflq/Jlb8M1tvt v3nvq9cZXDWzRIyPvNGsajJnD1X1KroFaqLMq9qGA6yV2TNCDm+zA5BbV52HiDwWHKs6 1+myfwLgBZfwqfkdsb7V43HGLsiGdzm6hWD1atdeo1itsdB7h5zho4MkRFlgoLOVWioI pv6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=hxSKd3mOHkSXJrDiTsATXRybRjX12Degi34k7TM09Eo=; b=AfjZicgBwE1nZZ3gQ40vzmWy4LKZzKvX5WS4y+P7NGSPom9sBJsSNGZpxZLnZA0KtD 0c1TGJltFbGB+T4XrDqPAY8li9YjgSzt1fLQoJg2Aw1Zu3PTwYo+0QSYIVQnsusVAAHw dj4nEBVkULidRluOWzLc852ugPXDNV/4kq+/zS7+ttTCvcOqvf9mV+KkRJkZwkKSG3A2 WKDcM/cD0SEjEXeOWzY1IIWesAbq0ND/6PDcNJNEHPRZfpxhepRA7r+7/jTFG+QjloST 67ngwfFM2anC39mY3Im+5Y226fyoUSwxcfRLQepCpmZq1ZR261AIvrTcwS3np077JRBz Ez+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8si7898374pfk.17.2018.02.19.04.10.30; Mon, 19 Feb 2018 04:10:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752681AbeBSMJv (ORCPT + 99 others); Mon, 19 Feb 2018 07:09:51 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:58176 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752579AbeBSMJu (ORCPT ); Mon, 19 Feb 2018 07:09:50 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id D2A381435; Mon, 19 Feb 2018 04:09:49 -0800 (PST) Received: from [10.1.210.88] (e110467-lin.cambridge.arm.com [10.1.210.88]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 154B73F41F; Mon, 19 Feb 2018 04:09:48 -0800 (PST) Subject: Re: [PATCH] arm64: Fix compilation error while accessing MPIDR_HWID_BITMASK from .S files To: Bhupesh Sharma , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: bhupesh.linux@gmail.com References: <1519022394-11326-1-git-send-email-bhsharma@redhat.com> From: Robin Murphy Message-ID: <8c648c07-3611-bd18-eca9-3a34f43c8d44@arm.com> Date: Mon, 19 Feb 2018 12:09:47 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <1519022394-11326-1-git-send-email-bhsharma@redhat.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 19/02/18 06:39, Bhupesh Sharma wrote: > Since commit e1a50de37860b3a93a9d643b09638db5aff47650 (arm64: cputype: > Silence Sparse warnings), compilation of arm64 architecture is broken > with the following error messages: > > AR arch/arm64/kernel/built-in.o > arch/arm64/kernel/head.S: Assembler messages: > arch/arm64/kernel/head.S:677: Error: found 'L', expected: ')' > arch/arm64/kernel/head.S:677: Error: found 'L', expected: ')' > arch/arm64/kernel/head.S:677: Error: found 'L', expected: ')' > arch/arm64/kernel/head.S:677: Error: junk at end of line, first > unrecognized character is `L' > arch/arm64/kernel/head.S:677: Error: unexpected characters following > instruction at operand 2 -- `movz x1,:abs_g1_s:0xff00ffffffUL' > arch/arm64/kernel/head.S:677: Error: unexpected characters following > instruction at operand 2 -- `movk x1,:abs_g0_nc:0xff00ffffffUL' > > This patch fixes the same by using the UL() macro correctly for > assigning the MPIDR_HWID_BITMASK macro value. Sorry! I am however rather puzzled at how I didn't hit this with my toolchain (Linaro 17.11), and neither did the LKP robot. Oh well. Acked-by: Robin Murphy > Signed-off-by: Bhupesh Sharma > --- > arch/arm64/include/asm/cputype.h | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h > index eda8c5f629fc..350c76a1d15b 100644 > --- a/arch/arm64/include/asm/cputype.h > +++ b/arch/arm64/include/asm/cputype.h > @@ -20,7 +20,7 @@ > > #define MPIDR_UP_BITMASK (0x1 << 30) > #define MPIDR_MT_BITMASK (0x1 << 24) > -#define MPIDR_HWID_BITMASK 0xff00ffffffUL > +#define MPIDR_HWID_BITMASK UL(0xff00ffffff) > > #define MPIDR_LEVEL_BITS_SHIFT 3 > #define MPIDR_LEVEL_BITS (1 << MPIDR_LEVEL_BITS_SHIFT) >