Received: by 10.223.185.116 with SMTP id b49csp4193419wrg; Mon, 19 Feb 2018 12:59:39 -0800 (PST) X-Google-Smtp-Source: AH8x227b3xKAm8f0pPX0T5CX7HhQt7g0EBHrPq/gthUWAdYtmUBtX3LHKNP1Ecs7ZyAMeYTkc5yc X-Received: by 10.101.78.200 with SMTP id w8mr13377134pgq.43.1519073979272; Mon, 19 Feb 2018 12:59:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519073979; cv=none; d=google.com; s=arc-20160816; b=pIHfMqXfMmuQi1Lk8mRsCrKa7NdehriQ4gX7DxL8R2eHYkysOZv7AYS/iDDNEBiJ9e EpZN12HhiB6wOFezW7Gqz6A6N99mwPGJM1ci1zkxR1xDpinZ40EHoxjx774kkU9ac3pc gLnJs3QwkcW/oXLisSvIKJgDkv+dReWUoUX6O7PrcZo90bGGV22mA5Ef/INxJVtMNFU2 LO/Egnvt3EaOTjkbDjKqyaw2Wcsvj890Ec4KEweN14hFynJLJus9BbQezeYdMjIrfCUi Wj63Uj+MBbFrMG5QfiJQnqz/X/vQXSrk8Y9AnBuDeDLpKIIU3rqg0UYpMs/E/KY7BlX2 Vz7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=3+OaHubmb5vJj+vBkKmMlbdaqBUllCBCIXCXC5aUo2g=; b=IgH+6U973eT3vwjFIoxwBVlKB9ncF8w5GmwhC2cAhtOXE2/zcIW77BPhBEDdkFs2Gp 4cY1xFO/HyZk/OS7nQZquj4Wo7AAON4e4H6bETpOhpPA2yrfxk8K165NuGEtLKK5X3Jf MVIKBEjPTBORj35Y2MZQkxlkakH2hly66/Hk7VDkhfCuLVnfskoqV+NGhDmfOGqYk3hq ow6ezY2E1XfZyzmhxH/fwNlnXIIcwo5zlU1YtgXL2BnYtrJ2TxruDHrji4dirsjivV82 TwRtZm0+cb3/EWOLXZkdfRlqDk5EK2z4nypWGKwX7TaHxd7EQEtifJlQ1OLlQHnRngSc IGVw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=O5tns4vI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 15-v6si6271802pla.23.2018.02.19.12.59.24; Mon, 19 Feb 2018 12:59:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=O5tns4vI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932255AbeBSU6h (ORCPT + 99 others); Mon, 19 Feb 2018 15:58:37 -0500 Received: from vern.gendns.com ([206.190.152.46]:59880 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932067AbeBSU6f (ORCPT ); Mon, 19 Feb 2018 15:58:35 -0500 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=3+OaHubmb5vJj+vBkKmMlbdaqBUllCBCIXCXC5aUo2g=; b=O5tns4vIiOg6rdqbMOEZqXLxX XWO+X9Y4gd70wtFcFmTjJIyl0sop9GdjsJ0QrQy/HBFjkz2GCOEEsH3Ff9FxvGOQHwnJmgjVMVXrg gc6538JaRVUMREZlvVv7yMRTaY9CjhD31ILL7JwVrKJ59UhSfcmH52YKl/mwjWKFGGS2Ta4jDOrQm pMhI/YVy4WtAtUn58kdyq6w0dK7jDP5fz3FUu2rf7EKtalZqBcex85wEG3Llmv85kLHt1YeVPlp2/ rveUx0mz0pGnRY4SOEXP7a59sAAiwrF4yGBzG3hamWnxIdihVEdZvnF/o8SVzOCJwVhYNQ+7B1Cle jlr/HDnlA==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:48842 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1enrx5-003xBV-Eg; Mon, 19 Feb 2018 15:22:19 -0500 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v7 40/42] ARM: davinci: add device tree support to timer Date: Mon, 19 Feb 2018 14:22:01 -0600 Message-Id: <1519071723-31790-41-git-send-email-david@lechnology.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1519071723-31790-1-git-send-email-david@lechnology.com> References: <1519071723-31790-1-git-send-email-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds device tree support to the davinci timer so that when clocks are moved to device tree, the timer will still work. Signed-off-by: David Lechner --- v7 changes: - add workaround for platform devices not available in early boot v6 changes: - none arch/arm/mach-davinci/Kconfig | 1 + arch/arm/mach-davinci/time.c | 31 +++++++++++++++++++++++++++++++ 2 files changed, 32 insertions(+) diff --git a/arch/arm/mach-davinci/Kconfig b/arch/arm/mach-davinci/Kconfig index ba9912b..da8a039 100644 --- a/arch/arm/mach-davinci/Kconfig +++ b/arch/arm/mach-davinci/Kconfig @@ -59,6 +59,7 @@ config MACH_DA8XX_DT default y depends on ARCH_DAVINCI_DA850 select PINCTRL + select TIMER_OF help Say y here to include support for TI DaVinci DA850 based using Flattened Device Tree. More information at Documentation/devicetree diff --git a/arch/arm/mach-davinci/time.c b/arch/arm/mach-davinci/time.c index d6a78f7..590b118 100644 --- a/arch/arm/mach-davinci/time.c +++ b/arch/arm/mach-davinci/time.c @@ -17,6 +17,7 @@ #include #include #include +#include #include #include @@ -405,3 +406,33 @@ void __init davinci_timer_init(struct clk *timer_clk) for (i=0; i< ARRAY_SIZE(timers); i++) timer32_config(&timers[i]); } + +static int __init of_davinci_timer_init(struct device_node *np) +{ + struct clk *clk; + + clk = of_clk_get(np, 0); + if (IS_ERR(clk)) { + struct of_phandle_args clkspec; + + /* + * Fall back to using ref_clk if the actual clock is not + * available. This currently always happens because platform + * clocks (i.e PLLs and PSCs) are registered as platform + * devices and therefore are not available at this point in + * the boot process. + */ + clkspec.np = of_find_node_by_name(NULL, "ref_clk"); + if (IS_ERR(clkspec.np)) { + pr_err("%s: No clock available for timer!\n", __func__); + return PTR_ERR(clkspec.np); + } + clk = of_clk_get_from_provider(&clkspec); + of_node_put(clkspec.np); + } + + davinci_timer_init(clk); + + return 0; +} +TIMER_OF_DECLARE(davinci_timer, "ti,davinci-timer", of_davinci_timer_init); -- 2.7.4