Received: by 10.223.185.116 with SMTP id b49csp550975wrg; Tue, 20 Feb 2018 04:03:40 -0800 (PST) X-Google-Smtp-Source: AH8x226bhefe3xqU4aVKAKwnnBC+sYaYhFDSz5Nq2B9UsZ6AS7Wsu08C+yA2WjwNHvgzmF4VkHnS X-Received: by 2002:a17:902:8e83:: with SMTP id bg3-v6mr212859plb.246.1519128220398; Tue, 20 Feb 2018 04:03:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519128220; cv=none; d=google.com; s=arc-20160816; b=qsWS/GdAYZW3is4YNKRqUM20M+gatYnIYyqXT8/ap6XZWROI2drEzEV5ZHY4nQ0Qx6 AW7eRbNr0TvTUNPe6q9H48DQuQTcoNg+CZsRTCgX+62bms/Gn/tkVhltO7Vc3c0W9OLf 2Q9cAcnLpMJIjSbJ8wgNipdoCMr6OJfDRyIuypSjfWYX3pp3ahiYIWu63SFt5I+bO+Hb rRZV5YxMPpUkp0y4yOLoSH4p/8bR+hO5KrIvIVvy7zR9iEq+/JW9Cn4O/nfVQRCLeYQX W37BxI1lju8OBOaUS9EfZfBLNm2IuBxInl6lZCyQM6xnsohS3p1cILpy1V2PtfZ2cMa/ SGwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=phvFzTDhriYKutWFm3YwRcEcD/aAt13FYW0cOThmSi8=; b=VVJqwfr8jfy5DLx42KJx04i12kAEMW/VBuglvwXzxS8qrffiMPuSTQ4GO1HBKlfrzX 0ibA9Mc6lcKlY8/g/TY8rIJ48TuizGbyXNqLvhxGc5DF7E7HhNWQnVvSUIJlxI4exubC npKm6Tr6T6lhu1c83XXKfpQZKChyIAsCMNmDcSFRKDAugXQIUwuGH9XpIYgCalRTpMn2 EsqdOZuLPHOtRBEoOMN1SJof7FsNHNEk371lCFprV21AuoyPfHMbTg4mFyni3lOcM1Zv hriZNGLqWfC8kIAGkrn9vsl4fTE3EPZODSZpGvqqmr/2AW4gYM//KKCj1mEarMiMBavq 5oQw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j8si3914738pfn.234.2018.02.20.04.03.25; Tue, 20 Feb 2018 04:03:40 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751906AbeBTMA3 (ORCPT + 99 others); Tue, 20 Feb 2018 07:00:29 -0500 Received: from hqemgate16.nvidia.com ([216.228.121.65]:5797 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752030AbeBTMAZ (ORCPT ); Tue, 20 Feb 2018 07:00:25 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com id ; Tue, 20 Feb 2018 04:00:30 -0800 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 20 Feb 2018 04:00:25 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 20 Feb 2018 04:00:25 -0800 Received: from HQMAIL112.nvidia.com (172.18.146.18) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 20 Feb 2018 12:00:25 +0000 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL112.nvidia.com (172.18.146.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 20 Feb 2018 12:00:24 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1347.2 via Frontend Transport; Tue, 20 Feb 2018 12:00:24 +0000 Received: from mperttunen-lnx.Nvidia.com (Not Verified[10.21.26.144]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 20 Feb 2018 04:00:24 -0800 From: Mikko Perttunen To: , , , CC: , , , , , , Mikko Perttunen Subject: [PATCH v4 5/7] dt-bindings: tegra: Add documentation for nvidia,tegra194-pmc Date: Tue, 20 Feb 2018 13:58:10 +0200 Message-ID: <20180220115812.24108-6-mperttunen@nvidia.com> X-Mailer: git-send-email 2.16.1 In-Reply-To: <20180220115812.24108-1-mperttunen@nvidia.com> References: <20180220115812.24108-1-mperttunen@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Tegra194 power management controller has one additional register aperture to be specified in the device tree node. Signed-off-by: Mikko Perttunen Reviewed-by: Rob Herring --- Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.txt | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.txt b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.txt index 078a58b0302f..5a3bf7c5a7a0 100644 --- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.txt +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.txt @@ -3,6 +3,7 @@ NVIDIA Tegra Power Management Controller (PMC) Required properties: - compatible: Should contain one of the following: - "nvidia,tegra186-pmc": for Tegra186 + - "nvidia,tegra194-pmc": for Tegra194 - reg: Must contain an (offset, length) pair of the register set for each entry in reg-names. - reg-names: Must include the following entries: @@ -10,6 +11,7 @@ Required properties: - "wake" - "aotag" - "scratch" + - "misc" (Only for Tegra194) Optional properties: - nvidia,invert-interrupt: If present, inverts the PMU interrupt signal. -- 2.16.1