Received: by 10.223.185.116 with SMTP id b49csp552767wrg; Tue, 20 Feb 2018 04:05:14 -0800 (PST) X-Google-Smtp-Source: AH8x226GYcNq7SOU3kU4Nyq7EK0ighda4ldYGvb/+fsIv/B7AdR48yzD5fttywERxymJ5D2LcQEO X-Received: by 10.99.189.82 with SMTP id d18mr15008782pgp.172.1519128313952; Tue, 20 Feb 2018 04:05:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519128313; cv=none; d=google.com; s=arc-20160816; b=tJ6ClqvjVSHzfNDpwJq4fmdx4dlMAJl13JKWz8Vi7uZeUm8Ti5aS7L90V8/SWDHggX AK9UrWi3d+JlYHZkIiHGrmkpQat2FvHWccJo1RlBuJxVmJ5DcBVBeyquhVUFTdlq5Qi3 08SLEwkdK06C8T8VPmnQ6NyU3ueXbEe0GjjOOhcYn3wwlnwjdoOR7fJ55H4tqS4Tgn9o GmOQ8WsxFlEsqkcbGepzRD4hX//9DzuanDNXLFnHHR2dobuX3RQk8PJ3CrGUIrt+PTDY 8idBCPrXVmBQgwx/y+8gl2+l3nW4bgaPd+mceF0V0ohriCiTEYrTI3YNqvT3wI2Fgmey Wajg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=34UMWrbT/65KUtLtyphEHOha6vuPahVmqi/vqamAdZs=; b=mbn+FDQO6/dYqz/PO1p7gw3j9OrMBTcF5sAYnfV03cv4iwp2dfMxgoRsX07yVr8fLQ O/Ac2abCqS5tyDXH4b0VW1zqhSJIzDKdlRQC6JxBoZfCHZo652DLSHfezd1npKNaUk+Q P+vWCStQZ8wo4KiOxqsq2r2eBW7GGKiArS29WlBnm2QKcgmtOXGg8lp/1i4OfTgNw5tO zXbutxPXB3xvj5PuXhG8IFo9MZ6jhT4pXx0Ck1bEARKfABcDQI0Oxw1p4hK0nCO/ohvg V2mJQINKNeDmKzY94tvRgShwrSgif0m+YkMzyGYGQmAMJmxAflOnVc96L+zLT1fYjcH7 SbGg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p11si3372380pgs.537.2018.02.20.04.05.00; Tue, 20 Feb 2018 04:05:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751999AbeBTMAO (ORCPT + 99 others); Tue, 20 Feb 2018 07:00:14 -0500 Received: from hqemgate16.nvidia.com ([216.228.121.65]:5781 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751643AbeBTMAL (ORCPT ); Tue, 20 Feb 2018 07:00:11 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com id ; Tue, 20 Feb 2018 04:00:16 -0800 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 20 Feb 2018 04:00:11 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 20 Feb 2018 04:00:11 -0800 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 20 Feb 2018 12:00:11 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server id 15.0.1347.2 via Frontend Transport; Tue, 20 Feb 2018 12:00:10 +0000 Received: from mperttunen-lnx.Nvidia.com (Not Verified[10.21.26.144]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 20 Feb 2018 04:00:10 -0800 From: Mikko Perttunen To: , , , CC: , , , , , , Mikko Perttunen Subject: [PATCH v4 0/7] Initial support for NVIDIA Tegra194 Date: Tue, 20 Feb 2018 13:58:05 +0200 Message-ID: <20180220115812.24108-1-mperttunen@nvidia.com> X-Mailer: git-send-email 2.16.1 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello everyone, this series adds initial support for the NVIDIA Tegra194 "Xavier" system-on-chip. Initially UART, I2C, SDMMC, as well as the PMIC are supported, allowing booting to a console. The changes consist almost completely of the new device trees, however some fixes are required in the BPMP driver to support the new channel layout in Tegra194. The series has been tested on Tegra186 (Jetson TX2) and Tegra194 (P2972). Cheers, Mikko Mikko Perttunen (7): firmware: tegra: Simplify channel management soc/tegra: Add Tegra194 SoC configuration option soc/tegra: pmc: Add Tegra194 compatibility string dt-bindings: tegra: Add missing chips and NVIDIA boards dt-bindings: tegra: Add documentation for nvidia,tegra194-pmc arm64: tegra: Add Tegra194 chip device tree arm64: tegra: Add device tree for the Tegra194 P2972-0000 board Documentation/devicetree/bindings/arm/tegra.txt | 16 + .../bindings/arm/tegra/nvidia,tegra186-pmc.txt | 2 + arch/arm64/boot/dts/nvidia/Makefile | 1 + arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 248 +++++++++++++++ arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts | 16 + arch/arm64/boot/dts/nvidia/tegra194.dtsi | 344 +++++++++++++++++++++ arch/arm64/configs/defconfig | 1 + drivers/firmware/tegra/bpmp.c | 142 ++++----- drivers/soc/tegra/Kconfig | 10 + drivers/soc/tegra/pmc.c | 1 + include/dt-bindings/clock/tegra194-clock.h | 321 +++++++++++++++++++ include/dt-bindings/gpio/tegra194-gpio.h | 61 ++++ include/dt-bindings/power/tegra194-powergate.h | 35 +++ include/dt-bindings/reset/tegra194-reset.h | 152 +++++++++ include/soc/tegra/bpmp.h | 4 +- 15 files changed, 1274 insertions(+), 80 deletions(-) create mode 100644 arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi create mode 100644 arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts create mode 100644 arch/arm64/boot/dts/nvidia/tegra194.dtsi create mode 100644 include/dt-bindings/clock/tegra194-clock.h create mode 100644 include/dt-bindings/gpio/tegra194-gpio.h create mode 100644 include/dt-bindings/power/tegra194-powergate.h create mode 100644 include/dt-bindings/reset/tegra194-reset.h -- 2.16.1