Received: by 10.223.185.116 with SMTP id b49csp364367wrg;
        Tue, 20 Feb 2018 23:02:12 -0800 (PST)
X-Google-Smtp-Source: AH8x227hlNxhkpolUnC7Qq9WYvCxnST1tFdqz81bnOyNLVLOCmw/vL7v/uAYMi/1C58kj6Ep5u4Q
X-Received: by 10.101.88.15 with SMTP id g15mr1873110pgr.383.1519196532298;
        Tue, 20 Feb 2018 23:02:12 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1519196532; cv=none;
        d=google.com; s=arc-20160816;
        b=aBDkJqq9eMKHB1Wr4Qxr/HLo+mJQj0jUHapyJpKYiqZEeN221LOPtI+DJLhyP1egPb
         7PdwZZBTuiqvFFl1cl0E5F9OVYLvVfzEWcNLB0hqHi3r3Lt+wLi/ZlCbVsTT3sCXNHnn
         6luhWqVke4iQKOnIcIymQUwYrNj2/vIHae7PYHirl9yLS1NcO4ot4m1tVHz6gnVJcLVb
         a9RruydMec8tmC1F+cf1nqay/v8ltcmJUOmlIg54+Twvxiy2poiunYlDNyioua3UL5vU
         KxBoXhZRRGSKg37Z2fL8NJ325dlTCfM3qRQVqfJlWnqqNvlJMqPMQ/h4In02yHO9MwsE
         Z6Yg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=mic54XDw61N4vVOQlosKzsEHLBU/WMSs1leRruG2WI8=;
        b=yahSg3uHttwtjTRNwSgHPlsthcQq18b/b3ihaseJmXFwcv3ffUU1VS9D/91drSAI8l
         2imMphWTws2gS+rv7ImWhN1LZmEkfh9DzzFNuUFAEfvEO7zclfadxO/5Ll1cMVDH5Inb
         Z5rR/PLIxWhJMswQ5VHEhKp8nviLUttSDSInk8/2+El9aJUgsNC7zTrDYWK9kcVuGotr
         a/6BBs3QgZmmveGBOa8U7rmSxVmmt/3l28SE7a+e8SnG52Q2++RH9ZTnXCHYozP2p3JM
         cNFyJtTWx7HGfG2LWvEvOV8KHNhaA/soooNBLk0oFBox8KwW7ZL2v6GNDo067Qxg7y7V
         s7aA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id d16-v6si2510694pll.210.2018.02.20.23.01.58;
        Tue, 20 Feb 2018 23:02:12 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751902AbeBUHBI (ORCPT <rfc822;lans.zhang2008@gmail.com>
        + 99 others); Wed, 21 Feb 2018 02:01:08 -0500
Received: from hqemgate15.nvidia.com ([216.228.121.64]:3323 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751887AbeBUHBG (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Feb 2018 02:01:06 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com
        id <B5a8d19360000>; Tue, 20 Feb 2018 23:01:11 -0800
Received: from HQMAIL108.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 20 Feb 2018 23:01:05 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 20 Feb 2018 23:01:05 -0800
Received: from UKMAIL102.nvidia.com (10.26.138.15) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 21 Feb
 2018 07:01:04 +0000
Received: from HQMAIL105.nvidia.com (172.20.187.12) by UKMAIL102.nvidia.com
 (10.26.138.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 21 Feb
 2018 07:01:00 +0000
Received: from rrajk-ubuntu.nvidia.com (10.124.1.5) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Wed, 21 Feb 2018 07:00:52 +0000
From:   Rajkumar Rampelli <rrajk@nvidia.com>
To:     <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <jdelvare@suse.com>, <linux@roeck-us.net>, <corbet@lwn.net>,
        <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <kstewart@linuxfoundation.org>, <gregkh@linuxfoundation.org>,
        <pombredanne@nexb.com>, <mmaddireddy@nvidia.com>,
        <mperttunen@nvidia.com>, <arnd@arndb.de>,
        <gregory.clement@free-electrons.com>, <timur@codeaurora.org>,
        <andy.gross@linaro.org>, <xuwei5@hisilicon.com>,
        <elder@linaro.org>, <heiko@sntech.de>, <krzk@kernel.org>,
        <ard.biesheuvel@linaro.org>
CC:     <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-pwm@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-hwmon@vger.kernel.org>, <linux-doc@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <ldewangan@nvidia.com>,
        <rrajk@nvidia.com>
Subject: [PATCH 10/10] arm64: tegra: Add PWM controller on Tegra186 soc
Date:   Wed, 21 Feb 2018 12:28:59 +0530
Message-ID: <1519196339-9377-11-git-send-email-rrajk@nvidia.com>
X-Mailer: git-send-email 2.1.4
In-Reply-To: <1519196339-9377-1-git-send-email-rrajk@nvidia.com>
References: <1519196339-9377-1-git-send-email-rrajk@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The NVIDIA Tegra186 SoC has a PWM controller which is
used in FAN control use case.

Signed-off-by: Rajkumar Rampelli <rrajk@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra186.dtsi | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index 37149e9..c6f154e 100644
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -1032,6 +1032,17 @@
 		interrupt-parent = <&gic>;
 	};
 
+	pwm@c340000 {
+		compatible = "nvidia,tegra186-pwm";
+		reg = <0x0 0xc340000 0x0 0x10000>;
+		clocks = <&bpmp TEGRA186_CLK_PWM4>;
+		clock-names = "pwm";
+		#pwm-cells = <2>;
+		resets = <&bpmp TEGRA186_RESET_PWM4>;
+		reset-names = "pwm";
+		status = "disabled";
+	};
+
 	tegra_tachometer: tachometer@39c0000 {
 		compatible = "nvidia,tegra186-pwm-tachometer";
 		reg = <0x0 0x039c0000 0x0 0x10>;
-- 
2.1.4