Received: by 10.223.185.116 with SMTP id b49csp3480499wrg; Mon, 26 Feb 2018 00:12:59 -0800 (PST) X-Google-Smtp-Source: AH8x226ndJqugxmKjGPHrhEfptpSLTinFOhjmXn0VqUUCY5fb73vv5PISeG1hOtMc7fMMn7tklR+ X-Received: by 10.99.43.73 with SMTP id r70mr7983483pgr.316.1519632779156; Mon, 26 Feb 2018 00:12:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519632779; cv=none; d=google.com; s=arc-20160816; b=ve1jW40nMbozoeNfB+X5DwDCZKP14p4wA0W6JEda+d0qmtNpIzUBXw6U1fgOK+GULQ csdXZBYE7rDavaTfHoHERCJh9uLYIanGUHtXsrSGgGVXbsINN6v146v3yCQbO/GyZiCo T7oMj6j15pP5zVgB/FKjlGPPgHAgJzsdLo9QCHW/C/iUx2xy1LVafXZh7bPNSl9HJvcA ez7XekPFlI9M3fmiRxg2RAKzRmx3GOEFYE06lKZeIwTEnGAyuK8/qPLULpzRAYZA/897 GcbshSrrlPfsZPigsBRQiZnx7AteUaeIFXJudtVlSrJIzT2R4ovnKXqod+V7r+bR7ovB uh6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=+k3pF9hU6B+GT2YnXOrIQYthAAXyDWzHIEnuq8kfU4o=; b=roJKDyAsh7HkvpMdE004An0p+zPcz/mb3iYnITsDyc1raFrCrGJjmi0JXC4a9nw5g3 qIKtxDcuD3usmD8PhDUfPALrQK65GBdB6nEyGfZb/gdi8jTu6Wm6fr69GAOm+HG3qM7P iUQLZDu7a3rhoB8rLTWaOc6zRwbffyraIJKhLTMdU4HObF34ftkz9embM9mXhDV8Ouzt EKEYaJFmF5OqX86JuOGKNahW9bXCxczza4MxJsBhkkvW2RPw9p6xPiwXi7mG10iA8TVg qjJ5NJQz/+BqLMSMVH+s3wTIacZIz4GkpfRnJygvvI80cjV5LovJo6wA2f8nJTauGIRx YH5Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g1si5035510pge.831.2018.02.26.00.12.44; Mon, 26 Feb 2018 00:12:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752153AbeBZIMF (ORCPT + 99 others); Mon, 26 Feb 2018 03:12:05 -0500 Received: from esa2.microchip.iphmx.com ([68.232.149.84]:24160 "EHLO esa2.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750941AbeBZIL6 (ORCPT ); Mon, 26 Feb 2018 03:11:58 -0500 X-IronPort-AV: E=Sophos;i="5.47,396,1515481200"; d="scan'208";a="11701320" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 26 Feb 2018 01:11:56 -0700 Received: from [10.145.6.76] (10.10.76.4) by chn-sv-exch04.mchp-main.com (10.10.76.105) with Microsoft SMTP Server id 14.3.352.0; Mon, 26 Feb 2018 01:11:55 -0700 Subject: Re: [PATCH v3 01/10] pwm: extend PWM framework with PWM modes To: kbuild test robot CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , References: <1519300881-8136-2-git-send-email-claudiu.beznea@microchip.com> <201802250410.reI8wAy2%fengguang.wu@intel.com> From: Claudiu Beznea Message-ID: Date: Mon, 26 Feb 2018 10:11:45 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <201802250410.reI8wAy2%fengguang.wu@intel.com> Content-Type: text/plain; charset="windows-1252" Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org I'll rebase it on latest for-next in next version. Thank you, Claudiu Beznea On 24.02.2018 22:49, kbuild test robot wrote: > Hi Claudiu, > > Thank you for the patch! Perhaps something to improve: > > [auto build test WARNING on pwm/for-next] > [also build test WARNING on v4.16-rc2 next-20180223] > [if your patch is applied to the wrong git tree, please drop us a note to help improve the system] > > url: https://github.com/0day-ci/linux/commits/Claudiu-Beznea/extend-PWM-framework-to-support-PWM-modes/20180225-024011 > base: https://git.kernel.org/pub/scm/linux/kernel/git/thierry.reding/linux-pwm.git for-next > config: xtensa-allmodconfig (attached as .config) > compiler: xtensa-linux-gcc (GCC) 7.2.0 > reproduce: > wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross > chmod +x ~/bin/make.cross > # save the attached .config to linux build tree > make.cross ARCH=xtensa > > All warnings (new ones prefixed by >>): > >>> drivers//pwm/pwm-sun4i.c:36:0: warning: "PWM_MODE" redefined > #define PWM_MODE BIT(7) > > In file included from drivers//pwm/pwm-sun4i.c:19:0: > include/linux/pwm.h:40:0: note: this is the location of the previous definition > #define PWM_MODE(name) BIT(PWM_MODE_##name##_BIT) > > > vim +/PWM_MODE +36 drivers//pwm/pwm-sun4i.c > > 09853ce7 Alexandre Belloni 2014-12-17 29 > 09853ce7 Alexandre Belloni 2014-12-17 30 #define PWMCH_OFFSET 15 > 09853ce7 Alexandre Belloni 2014-12-17 31 #define PWM_PRESCAL_MASK GENMASK(3, 0) > 09853ce7 Alexandre Belloni 2014-12-17 32 #define PWM_PRESCAL_OFF 0 > 09853ce7 Alexandre Belloni 2014-12-17 33 #define PWM_EN BIT(4) > 09853ce7 Alexandre Belloni 2014-12-17 34 #define PWM_ACT_STATE BIT(5) > 09853ce7 Alexandre Belloni 2014-12-17 35 #define PWM_CLK_GATING BIT(6) > 09853ce7 Alexandre Belloni 2014-12-17 @36 #define PWM_MODE BIT(7) > 09853ce7 Alexandre Belloni 2014-12-17 37 #define PWM_PULSE BIT(8) > 09853ce7 Alexandre Belloni 2014-12-17 38 #define PWM_BYPASS BIT(9) > 09853ce7 Alexandre Belloni 2014-12-17 39 > > :::::: The code at line 36 was first introduced by commit > :::::: 09853ce7bc1003a490c7ee74a5705d7a7cf16b7d pwm: Add Allwinner SoC support > > :::::: TO: Alexandre Belloni > :::::: CC: Thierry Reding > > --- > 0-DAY kernel test infrastructure Open Source Technology Center > https://lists.01.org/pipermail/kbuild-all Intel Corporation >