Received: by 10.223.185.116 with SMTP id b49csp6420025wrg; Wed, 28 Feb 2018 09:06:21 -0800 (PST) X-Google-Smtp-Source: AH8x225sUurOrn3TpJ0ES9Sz6jM96VneRmcv7wvVSOSZPNgMrh6wb6MB8u/OEmknZCq+fZ9vGmAL X-Received: by 10.99.154.73 with SMTP id e9mr14414009pgo.26.1519837581572; Wed, 28 Feb 2018 09:06:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519837581; cv=none; d=google.com; s=arc-20160816; b=i44dU8cRpvsiyHdn5HzPldh7aHem+ipUZYIzc1MeoV8XSWjQIvhtcRSOlZz/lEFrZ0 VAWJVlxx731JbJkFAn/6iDy+vJJGGMLvSL/R8nyEe2xS3bvZo/yKjh0sLYVVqbCEXCp8 AJvCyQpykzDoeb16ELpv6OCazJHzNXzEBb+1oyH+Cd+E+jDzp/9m+hX66hXbRkIo/Bhg dLNq4Crj1IePd0F7f5ZYbfcX3tkRfd361fW99705f8s7zJSj22I1DK05tyocGNPefKM1 hA9474tAlWHJmo391dhTUryj/YUXIoMM+7RVq+n7PY22BnUMWGNcjWvJPQPFNX/XVIMF u4RQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=3lDz54e4Yid8sUAeMtlxWZK8byxlJ8y5zCO1n9L29R8=; b=J+eDvGT0FRgIu87auKMPOoY+3RZkJTRB4r5i3HNnDS/I+OHPQgTUNf62nFxhWqOQE8 /2Gjs2H1ydZp6DozQfYzyAwwOshCGfgXZqVN/d+rQ7Wy5No2d2v5z4h0/GnqKrLyMtmS S9zNzas8b22Y0MjL+ZQU0wYb6VJYIluSkHbt0aQbVuanM0+xeIKtUKlXQYYJyhGatqod iokCAL8Sp3+B/eUYoXlxYBVzmTwTIy4uJz/bdLjQQd3x4FpHspJwrHK+gaGEinf4DQ2z +2Tywq9775Za2oLXnRUhIixaXSXbjTyxINxCgS9P6rQAZ4wM9w9VVEPkZl53iUXbqG0X SUCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=TfAkUTJz; dkim=pass header.i=@codeaurora.org header.s=default header.b=o7BWCX9Y; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u10-v6si1479969plu.509.2018.02.28.09.06.06; Wed, 28 Feb 2018 09:06:21 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=TfAkUTJz; dkim=pass header.i=@codeaurora.org header.s=default header.b=o7BWCX9Y; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932696AbeB1RE6 (ORCPT + 99 others); Wed, 28 Feb 2018 12:04:58 -0500 Received: from smtp.codeaurora.org ([198.145.29.96]:45022 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752561AbeB1REx (ORCPT ); Wed, 28 Feb 2018 12:04:53 -0500 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id A0689607EF; Wed, 28 Feb 2018 17:04:52 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1519837492; bh=acUARdQGcMImY46aIX4aTUlnxfitrPg4yjmSXwAtcD4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=TfAkUTJz7wi++1A4ffpbhCcEMjLenKLbCDVfHCzk7GlGxUi2Kg5KGa/YzfeaAyrS1 bWNcz/Bv/NC7dRcs/HphnuQRCC04iC+RHsZoiHO3sIsoM6cdbWAiERWVPJsGpUDmvR dRGgl7nYm6/eDWZhXO9zraYYZfL+WFnYFSDktf/Y= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID,T_FILL_THIS_FORM_SHORT autolearn=no autolearn_force=no version=3.4.0 Received: from blr-ubuntu-poza.qualcomm.com (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.18.19]) (using TLSv1.1 with cipher ECDHE-RSA-AES128-SHA (128/128 bits)) (No client certificate requested) (Authenticated sender: poza@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 0A417607E5; Wed, 28 Feb 2018 17:04:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1519837491; bh=acUARdQGcMImY46aIX4aTUlnxfitrPg4yjmSXwAtcD4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=o7BWCX9YyG5d1uOpJunupfIpFg02nre7G08OMPEL7owawOGDr0Lhc+21UrsJb1T/0 dOppiWXiWPhf6/4ywl8eO+kJT+FJHaxouioM8ElR0P5csp8h5+aB4/xOvjeouN+F8u HVev6co3KoeR6kY1i1jELM7qPaysp/sPj6V2b7NA= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 0A417607E5 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=poza@codeaurora.org From: Oza Pawandeep To: Bjorn Helgaas , Philippe Ombredanne , Thomas Gleixner , Greg Kroah-Hartman , Kate Stewart , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Dongdong Liu , Keith Busch , Wei Zhang , Sinan Kaya , Timur Tabi Cc: Oza Pawandeep Subject: [PATCH v12 4/6] PCI/DPC: Unify and plumb error handling into DPC Date: Wed, 28 Feb 2018 22:34:15 +0530 Message-Id: <1519837457-3596-5-git-send-email-poza@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1519837457-3596-1-git-send-email-poza@codeaurora.org> References: <1519837457-3596-1-git-send-email-poza@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Current DPC driver does not do recovery, e.g. calling end-point's driver's callbacks, which sanitize the sw. DPC driver implements link_reset callback, and calls pci_do_recovery(). Signed-off-by: Oza Pawandeep diff --git a/drivers/pci/pcie/err.c b/drivers/pci/pcie/err.c index 98aeec4..9f1c983 100644 --- a/drivers/pci/pcie/err.c +++ b/drivers/pci/pcie/err.c @@ -19,6 +19,7 @@ #include #include #include "portdrv.h" +#include "./../pci.h" struct aer_broadcast_data { enum pci_channel_state state; @@ -179,11 +180,12 @@ static pci_ers_result_t default_reset_link(struct pci_dev *dev) return PCI_ERS_RESULT_RECOVERED; } -static pci_ers_result_t reset_link(struct pci_dev *dev) +static pci_ers_result_t reset_link(struct pci_dev *dev, int severity) { struct pci_dev *udev; pci_ers_result_t status; struct pcie_port_service_driver *driver = NULL; + u32 service; if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE) { /* Reset this port for all subordinates */ @@ -193,8 +195,12 @@ static pci_ers_result_t reset_link(struct pci_dev *dev) udev = dev->bus->self; } - /* Use the aer driver of the component firstly */ - driver = pcie_port_find_service(udev, PCIE_PORT_SERVICE_AER); + if (severity == DPC_FATAL) + service = PCIE_PORT_SERVICE_DPC; + else + service = PCIE_PORT_SERVICE_AER; + + driver = pcie_port_find_service(udev, service); if (driver && driver->reset_link) { status = driver->reset_link(udev); @@ -281,7 +287,8 @@ void pcie_do_recovery(struct pci_dev *dev, int severity) pci_ers_result_t status, result = PCI_ERS_RESULT_RECOVERED; enum pci_channel_state state; - if (severity == AER_FATAL) + if ((severity == AER_FATAL) || + (severity == DPC_FATAL)) state = pci_channel_io_frozen; else state = pci_channel_io_normal; @@ -291,10 +298,13 @@ void pcie_do_recovery(struct pci_dev *dev, int severity) "error_detected", report_error_detected); - if (severity == AER_FATAL) { - result = reset_link(dev); + if ((severity == AER_FATAL) || + (severity == DPC_FATAL)) { + result = reset_link(dev, severity); if (result != PCI_ERS_RESULT_RECOVERED) goto failed; + else if (severity == DPC_FATAL) + goto resume; } if (status == PCI_ERS_RESULT_CAN_RECOVER) @@ -318,6 +328,7 @@ void pcie_do_recovery(struct pci_dev *dev, int severity) if (status != PCI_ERS_RESULT_RECOVERED) goto failed; +resume: broadcast_error_message(dev, state, "resume", diff --git a/drivers/pci/pcie/pcie-dpc.c b/drivers/pci/pcie/pcie-dpc.c index 38e40c6..517c8b4 100644 --- a/drivers/pci/pcie/pcie-dpc.c +++ b/drivers/pci/pcie/pcie-dpc.c @@ -13,6 +13,7 @@ #include #include "../pci.h" #include "aer/aerdrv.h" +#include "portdrv.h" struct dpc_dev { struct pcie_device *dev; @@ -45,6 +46,33 @@ struct dpc_dev { "Memory Request Completion Timeout", /* Bit Position 18 */ }; +static int find_dpc_dev_iter(struct device *device, void *data) +{ + struct pcie_port_service_driver *service_driver; + struct device **dev; + + dev = (struct device **) data; + + if (device->bus == &pcie_port_bus_type && device->driver) { + service_driver = to_service_driver(device->driver); + if (service_driver->service == PCIE_PORT_SERVICE_DPC) { + *dev = device; + return 1; + } + } + + return 0; +} + +static struct device *pci_find_dpc_dev(struct pci_dev *pdev) +{ + struct device *dev = NULL; + + device_for_each_child(&pdev->dev, &dev, find_dpc_dev_iter); + + return dev; +} + static int dpc_wait_rp_inactive(struct dpc_dev *dpc) { unsigned long timeout = jiffies + HZ; @@ -82,12 +110,25 @@ static void dpc_wait_link_inactive(struct dpc_dev *dpc) dev_warn(dev, "Link state not disabled for DPC event\n"); } -static void dpc_work(struct work_struct *work) +/** + * dpc_reset_link - reset link DPC routine + * @pdev: pointer to Root Port's pci_dev data structure + * + * Invoked by Port Bus driver when performing link reset at Root Port. + */ +static pci_ers_result_t dpc_reset_link(struct pci_dev *pdev) { - struct dpc_dev *dpc = container_of(work, struct dpc_dev, work); - struct pci_dev *dev, *temp, *pdev = dpc->dev->port; struct pci_bus *parent = pdev->subordinate; - u16 cap = dpc->cap_pos, ctl; + struct pci_dev *dev, *temp; + struct dpc_dev *dpc; + struct pcie_device *pciedev; + struct device *devdpc; + u16 cap, ctl; + + devdpc = pci_find_dpc_dev(pdev); + pciedev = to_pcie_device(devdpc); + dpc = get_service_data(pciedev); + cap = dpc->cap_pos; pci_lock_rescan_remove(); list_for_each_entry_safe_reverse(dev, temp, &parent->devices, @@ -104,21 +145,31 @@ static void dpc_work(struct work_struct *work) dpc_wait_link_inactive(dpc); if (dpc->rp_extensions && dpc_wait_rp_inactive(dpc)) - return; + return PCI_ERS_RESULT_DISCONNECT; if (dpc->rp_extensions && dpc->rp_pio_status) { pci_write_config_dword(pdev, cap + PCI_EXP_DPC_RP_PIO_STATUS, dpc->rp_pio_status); dpc->rp_pio_status = 0; } - pci_write_config_word(pdev, cap + PCI_EXP_DPC_STATUS, + pci_write_config_word(pdev, dpc->cap_pos + PCI_EXP_DPC_STATUS, PCI_EXP_DPC_STATUS_TRIGGER | PCI_EXP_DPC_STATUS_INTERRUPT); pci_read_config_word(pdev, cap + PCI_EXP_DPC_CTL, &ctl); pci_write_config_word(pdev, cap + PCI_EXP_DPC_CTL, ctl | PCI_EXP_DPC_CTL_INT_EN); + + return PCI_ERS_RESULT_RECOVERED; } +static void dpc_work(struct work_struct *work) +{ + struct dpc_dev *dpc = container_of(work, struct dpc_dev, work); + struct pci_dev *pdev = dpc->dev->port; + + /* From DPC point of view error is always FATAL. */ + pcie_do_recovery(pdev, DPC_FATAL); +} static void dpc_process_rp_pio_error(struct dpc_dev *dpc) { struct device *dev = &dpc->dev->device; @@ -297,6 +348,7 @@ static void dpc_remove(struct pcie_device *dev) .service = PCIE_PORT_SERVICE_DPC, .probe = dpc_probe, .remove = dpc_remove, + .reset_link = dpc_reset_link, }; static int __init dpc_service_init(void) diff --git a/include/linux/aer.h b/include/linux/aer.h index 8f87bbe..9cfd0b8 100644 --- a/include/linux/aer.h +++ b/include/linux/aer.h @@ -15,6 +15,8 @@ #define AER_FATAL 1 #define AER_CORRECTABLE 2 +#define DPC_FATAL 4 + struct pci_dev; struct aer_header_log_regs { -- Qualcomm Datacenter Technologies, Inc. as an affiliate of Qualcomm Technologies, Inc., a Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.