Received: by 10.223.185.116 with SMTP id b49csp7266240wrg; Thu, 1 Mar 2018 02:42:28 -0800 (PST) X-Google-Smtp-Source: AG47ELsi9fd4wmP/whDsXeNvqWBIo6A6XHwdQLalAWhFtQdmaQW0kpaesm1o6EbsiwwUKhCfkgQy X-Received: by 10.98.234.22 with SMTP id t22mr1491434pfh.56.1519900948873; Thu, 01 Mar 2018 02:42:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519900948; cv=none; d=google.com; s=arc-20160816; b=coqdN9wKYcIgZoMs5OyBTorFG3IeEMsvTKVSLD2+F/RS590svFzQCVe4rEQ6wbmLxl Ux6cXSR7kM2t6VgtELYtnbItnSeXSZfvacbluCpIA9iVr2bKSi6pFyRjH9sqcxHjuiJU dnyBGsdciTMJXhQuzizQdKjAAyOYoNkVis1fqsr/7pfm0eCJYYShiqgQgPG/iK2sZx4r YOXLmeylLRKeQzqMkdOFFX6RDcoMb2Wc5KEuJ8B0e29LmO6FFh8czS9vm7W8v9K04L8e Ag6beHgUEATUhh+a1zDMjRgwRzDttlsPie7IGn6PEL9iTUh2lCxaOgmPYXU4+k82d9BX 9rvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=xyKgZ4ai47dfoi5UFjCYWjPVDTVpmIScU8oG9D0Gkfw=; b=VdKb/GlwqHupFrho3aO3W4JT94PwIVagmARc3y+DXzckM+zMY47gAEjL7kzFGvI0vx ZCGzu7+peUVilWMaamKrDi98TU7KXX4cGp95+qKxJqfTA08yCSQRdif8dSOYLL7Ic7b6 UnFbxoe9VkqYGCyG/nzdrKxid0rjLuBgQZwhLGIqneNptdOV5PHbxmxrhJphWweMHaaM j6rKkBug6b8OYS+6L7OjD4X9whiSKaaaEqjxR4CCUPF4RgGfUJkB9BzjFpQDZvRKcH+8 mHhHW2p/AyM3V9XCXD1i1esz3do+kmm0PVYNT2miJuwO8yqAbedDz65QP1fFJkxqnvjV UrDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f34-v6si2897499ple.330.2018.03.01.02.42.13; Thu, 01 Mar 2018 02:42:28 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S967134AbeCAJo4 (ORCPT + 99 others); Thu, 1 Mar 2018 04:44:56 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:36316 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S967079AbeCAJou (ORCPT ); Thu, 1 Mar 2018 04:44:50 -0500 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w219hgmm027309; Thu, 1 Mar 2018 10:44:26 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2gaytj985t-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 01 Mar 2018 10:44:26 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 62C683A; Thu, 1 Mar 2018 09:44:24 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag6node3.st.com [10.75.127.18]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 2C7BC2602; Thu, 1 Mar 2018 09:44:24 +0000 (GMT) Received: from localhost (10.75.127.50) by SFHDAG6NODE3.st.com (10.75.127.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 1 Mar 2018 10:44:23 +0100 From: To: , , , , , , , CC: , Patrice Chotard Subject: [PATCH 0/6] Add mmc support for STM32F7 boards Date: Thu, 1 Mar 2018 10:43:35 +0100 Message-ID: <1519897421-23803-1-git-send-email-patrice.chotard@st.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.50] X-ClientProxiedBy: SFHDAG3NODE2.st.com (10.75.127.8) To SFHDAG6NODE3.st.com (10.75.127.18) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-03-01_05:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Patrice Chotard This series adds : _ SDIO pins definition for STM32F7 SoCs family _ add sdio1 DT entry for STM32F746 Discovery board _ add sdio1 DT entry for STM32F746 Evaluation board _ add sdio1 DT entry for STM32F769 Discovery board _ add SDMMC2 entry in stm32f7-rcc.h _ replace sdio2 hard coded value in stm32f746.dtsi Patrice Chotard (6): ARM: dts: stm32: Add sdio pins definition for stm32f7 ARM: dts: stm32: Enable sdio1 for stm32f746-disco ARM: dts: stm32: Enable sdio1 for stm32f746-eval ARM: dts: stm32: Enable sdio1 for stm32f769-disco dt-bindings: mfd: Add STM32F7 SDMMC2 rcc entry ARM: dts: stm32: Fix sdio2 rcc hard coded value arch/arm/boot/dts/stm32746g-eval.dts | 17 ++++++++++ arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 62 ++++++++++++++++++++++++++++++++++ arch/arm/boot/dts/stm32f746-disco.dts | 19 +++++++++++ arch/arm/boot/dts/stm32f746.dtsi | 2 +- arch/arm/boot/dts/stm32f769-disco.dts | 19 +++++++++++ include/dt-bindings/mfd/stm32f7-rcc.h | 1 + 6 files changed, 119 insertions(+), 1 deletion(-) -- 1.9.1