Received: by 10.223.185.116 with SMTP id b49csp7278936wrg; Thu, 1 Mar 2018 02:58:34 -0800 (PST) X-Google-Smtp-Source: AG47ELvaGBp90Y0l1dlPLZWDFLAP0tz/oZpkoRtGYmX0aKAbHi3LTxHDrzlOX0BgVrgHUj1pJLxg X-Received: by 2002:a17:902:a515:: with SMTP id s21-v6mr1537474plq.393.1519901914643; Thu, 01 Mar 2018 02:58:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519901914; cv=none; d=google.com; s=arc-20160816; b=zfF7ekEQmn+dDAqr/9Rn0uM0nTp1tlupB4BWX9TR/l7ThAhJIvmYmKahpoZ4XqCtF2 sBSOIO2Kz2eG9/MumDzLI+WzZN8yNOTVMz4/+W2xHNlwQjInkI1Wf7ltamlu/0rJQbQr 9VB1BdkdnjctpKMMyTImZgim0dOmLf+ZSuKlkOIOnB9hWanCGoZhY91Jd2uHM0aQq/5U R8ZATrUZFGpGem7ZnrHnzEG6Erq3YA+WFUGNpQYIMF3LP+WWyiHy8W5lJ7JAwpVSuVlo 60ym8QId7cPaRWwaA0yuhFVgb8kGq3cLniOJz6sKHqrATIHnB8RkTnUKy5t7uEBSZVKh AdxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=wzkBZfJefERXoDuzAdFvFwl/Kh2gaq1yzkPuEU1YdkM=; b=xsG2GJxBv2FD82xWbD10MHalLhBY5RLnxz1xj5u1emo0q3UIaXaUO6Eik2/QPtT6nv eRBXMidVdgHNmiWoQtIQup80gsHbSGHHXrwEe/xPEBYx8p3Ap9DFisxGKejZ0TipYC26 Ijzqwu3lS18qRwJ0WizRdVNRE7dOROSWz0JxBonpGXp0F/PUjWakBG85ro0RvOS8Fkww YDroGvJtip7XSxyv4NakjDmed+gWyoXObQcNVCfZHL2Z8OpW1m0zPT7mjeX5cSY3V+f1 DTe8CwWdxpgtaBfjhJpimO/v7JsgB0ZEMIt73SiAmwwxAwHuxYWezwNpU8aOtik4jHM2 ROCw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b1si2256513pgs.815.2018.03.01.02.58.19; Thu, 01 Mar 2018 02:58:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S967660AbeCAK4A (ORCPT + 99 others); Thu, 1 Mar 2018 05:56:00 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:41602 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S967326AbeCAKyX (ORCPT ); Thu, 1 Mar 2018 05:54:23 -0500 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w21ArhE4002491; Thu, 1 Mar 2018 11:53:47 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2gax28t21n-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 01 Mar 2018 11:53:47 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 28C7E3A; Thu, 1 Mar 2018 10:53:46 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag6node3.st.com [10.75.127.18]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id EF98C28BF; Thu, 1 Mar 2018 10:53:45 +0000 (GMT) Received: from localhost (10.75.127.49) by SFHDAG6NODE3.st.com (10.75.127.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 1 Mar 2018 11:53:45 +0100 From: To: , , , , , , , CC: , Patrice Chotard Subject: [PATCH v2 0/6] Add mmc support for STM32F7 boards Date: Thu, 1 Mar 2018 11:53:37 +0100 Message-ID: <1519901623-23216-1-git-send-email-patrice.chotard@st.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.49] X-ClientProxiedBy: SFHDAG6NODE1.st.com (10.75.127.16) To SFHDAG6NODE3.st.com (10.75.127.18) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-03-01_06:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Patrice Chotard This series adds : _ SDIO pins definition for STM32F7 SoCs family _ add sdio1 DT entry for STM32F746 Discovery board _ add sdio1 DT entry for STM32F746 Evaluation board _ add sdio1 DT entry for STM32F769 Discovery board _ add SDMMC2 entry in stm32f7-rcc.h _ replace sdio2 hard coded value in stm32f746.dtsi v2: _ rename sdio_pins / sdio_od_pins to sdio_pins_a / sdio_od_pins_a and update board dts files accordingly. Patrice Chotard (6): ARM: dts: stm32: Add sdio pins definition for stm32f7 ARM: dts: stm32: Enable sdio1 for stm32f746-disco ARM: dts: stm32: Enable sdio1 for stm32f746-eval ARM: dts: stm32: Enable sdio1 for stm32f769-disco dt-bindings: mfd: Add STM32F7 SDMMC2 rcc entry ARM: dts: stm32: Fix sdio2 rcc hard coded value arch/arm/boot/dts/stm32746g-eval.dts | 17 ++++++++++ arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 62 ++++++++++++++++++++++++++++++++++ arch/arm/boot/dts/stm32f746-disco.dts | 19 +++++++++++ arch/arm/boot/dts/stm32f746.dtsi | 2 +- arch/arm/boot/dts/stm32f769-disco.dts | 19 +++++++++++ include/dt-bindings/mfd/stm32f7-rcc.h | 1 + 6 files changed, 119 insertions(+), 1 deletion(-) -- 1.9.1