Received: by 10.223.185.116 with SMTP id b49csp7615179wrg; Thu, 1 Mar 2018 08:15:12 -0800 (PST) X-Google-Smtp-Source: AG47ELu53IP+MsuHpgs2bLuykOyP0OOC89rLDirpnUU2FYpVuFOqZc6j4xhAHxj2CHKbwqZbzHjw X-Received: by 2002:a17:902:b20f:: with SMTP id t15-v6mr2435210plr.349.1519920912418; Thu, 01 Mar 2018 08:15:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519920912; cv=none; d=google.com; s=arc-20160816; b=WSeuhSDPGTXu+XGrc3WWu+lqYEwXh5h0PpB2kEO/Yyyh8VXB/RMbDwRvgcn8dHjEXp kHwmgTQ6o3zv52gqlcetFey3uroJVt58/1lMhkdQSuRvnBNZbbmxWaLa4rmRVU95hZBm E+WVQMIDP3+j4hk3OtAgsN3S5f2ty1YDlTkc5/Bv1sv+hiMdfABSmzFb5URtgMSJqeiH frpiUrEtAuI1POSFadtWBS9VeFrwLDPsY5e+QeGanZzrNSWqNb6+Po7Gy8KXKB9uix43 pPHpNM0ACT0UCdFJiwKjsuvbJPpsa1vw+F5jSKahFG+iTyGonApNQw+a3oZDdfMf5xaC KC1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject :arc-authentication-results; bh=B0nsa6LdFaFrfINPvW/tDrKuRyoZ+b2vPAlUTRo4Lr4=; b=HljDu3oiGJ7wiQwNwAp/kNd2OkxYkxh0oknlOenE6a+BZoaYABBF9jwDVX7VOhGZ7Y AuPqUvNjHjeWAxSveWpoXkvFZ828+mzYFDw3QqV5xfmYXyG79A1hxb1Sn4Qh1Msfb99n p4xpjNGJM+J7GYHwqHehhRcSc8JnvFAyegxJ5iZCtS08aN1lrZI6KSisC/oj9vvGdM/z MEM4XuoBILVzdR5LlIPQPOYdRKYADXILQIcEWGCdyIq00I1VA6ND4ZkXxcbOSfaosxLZ NpLuyVbkvfPTKUMeiRL5tNwB9YScSKYrSVig/PlmiM5QLBYlx+SeQA9w40beBQhpQn8F TmVA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a6-v6si3256325pll.495.2018.03.01.08.14.56; Thu, 01 Mar 2018 08:15:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1032795AbeCAQN4 (ORCPT + 99 others); Thu, 1 Mar 2018 11:13:56 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:41316 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1032580AbeCAQNy (ORCPT ); Thu, 1 Mar 2018 11:13:54 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 836561435; Thu, 1 Mar 2018 08:13:54 -0800 (PST) Received: from [10.1.207.62] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 4B5273F25C; Thu, 1 Mar 2018 08:13:53 -0800 (PST) Subject: Re: [PATCH v8 0/2] irqchip: qcom: add support for PDC interrupt controller To: Lina Iyer , tglx@linutronix.de, jason@lakedaemon.net Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, rnayak@codeaurora.org, asathyak@codeaurora.org References: <20180228172730.25022-1-ilina@codeaurora.org> From: Marc Zyngier Organization: ARM Ltd Message-ID: <8768ac0b-0d1c-d415-7b51-b6785dcad05b@arm.com> Date: Thu, 1 Mar 2018 16:13:52 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <20180228172730.25022-1-ilina@codeaurora.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28/02/18 17:27, Lina Iyer wrote: > Changes since v7: > - fix whitespace alignment for multi-line statement > - add Rob H 'reviewed-by' for DT bindings > - rebase on top of 4.6-rc3 > > On newer Qualcomm Techonologies Inc's SoCs like the SDM845, the GIC is in a > power domain that can be powered off when not needed. Interrupts that need to > be sensed even when the GIC is powered off, are routed through an interrupt > controller in an always-on domain called the Power Domain Controller a.k.a PDC. > This series adds support for the PDC's interrupt controller. > > Please consider reviewing these patches. > > RFC v1: https://patchwork.kernel.org/patch/10180857/ > RFC v2: https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1600634.html > v3: https://lkml.org/lkml/2018/2/6/595 > v4: https://www.spinics.net/lists/linux-arm-msm/msg32906.html > v5: https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1605500.html > v6: https://lkml.org/lkml/2018/2/9/545 > v7: https://www.spinics.net/lists/kernel/msg2723942.html > > Lina Iyer (2): > drivers: irqchip: pdc: Add PDC interrupt controller for QCOM SoCs > dt-bindings/interrupt-controller: pdc: describe PDC device binding Queued for 4.17. M. -- Jazz is not dead. It just smells funny...