Received: by 10.223.185.116 with SMTP id b49csp8058405wrg; Thu, 1 Mar 2018 16:27:12 -0800 (PST) X-Google-Smtp-Source: AG47ELvnRLnTT4LptVG9fN7O0ou6tVBWOK6nFaTFM3VeyQDIiO3OvK1yt2T2J7WYDuQALwU/zbdw X-Received: by 10.99.123.74 with SMTP id k10mr3033398pgn.217.1519950432471; Thu, 01 Mar 2018 16:27:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519950432; cv=none; d=google.com; s=arc-20160816; b=cyaAGgQ94Vi/mNxRgpTy/KdZeAM4SWi8S2dDtLHpOJptNgNIP2e4iBSSv3gKBTLSFm fkp2y76gSmY3/RFUcUE4/bqOaVliupH+kgac3BN2M6Q2lrCE4e4KJRRnVhLGmcdvITSK ldscZN9CIkUt5OabIQlMRAL5t/QeaQE/JHNonfSMbzYt9yJ7Kr/kngeHNYz5Kf8bfaW4 4wBmA86wRqatY6OA8Kc/a9fCH2EMybBeUTe0/rFHfZm05Gl1v6/9ZfvS+nPdnDmsg1Fk hTT65QWDCaCmcziCidEMVxrXEBveAssU1vXnk2y3jenAt5FbScuHnQyJQtB8KLj8Uvq4 uj8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=5xfg0EukzRTj34M0+J9KIrftJNsEq3fZpJ86sjDlSsw=; b=Kl/yOKbgY0p70VgPXO6ynTzhl+Esic44Qyxus436IQU8WeyGGbcaRlFYzfW3GDNwTx yjOlTvhdzg502EyLv8NNc7pwN73sbEOsHx+H+3kofo3H5FWYJp4Pq3t/cZ5A0YrKo/uT yK1FGYyfHDEuoAGGi7QxXsx4JlwTWlAnXTNJRMZRFvQEQ2KY/U7qlbxEsqtGU5bpJiib QYCGkEcHW8vAPX9LOi0Ctc3reW+b5MIP+D1Y9VAy2+3q8pNcMJ56Uqsh8X2E3Cg77qK4 JkqV3WVTjqDY7nb1QN3XQHYm0zkqzJKu9Anxdk7kCpWZJ1DBcl/4072NuyZVV4cIeoeT Twgw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n11-v6si3734667pls.727.2018.03.01.16.26.58; Thu, 01 Mar 2018 16:27:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1163489AbeCBAXZ (ORCPT + 99 others); Thu, 1 Mar 2018 19:23:25 -0500 Received: from mga03.intel.com ([134.134.136.65]:60693 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1163226AbeCBAXX (ORCPT ); Thu, 1 Mar 2018 19:23:23 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 01 Mar 2018 16:23:22 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.47,409,1515484800"; d="scan'208";a="35279622" Received: from marshy.an.intel.com ([10.122.105.159]) by orsmga001.jf.intel.com with ESMTP; 01 Mar 2018 16:23:21 -0800 From: richard.gong@linux.intel.com To: catalin.marinas@arm.com, will.deacon@arm.com, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, atull@kernel.org, mdf@kernel.org, arnd@arndb.de, gregkh@linuxfoundation.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-fpga@vger.kernel.org, yves.vandervennet@linux.intel.com, richard.gong@linux.intel.com, Richard Gong Subject: [PATCHv2 0/7] Add Intel Stratix10 FPGA manager and service layer Date: Thu, 1 Mar 2018 18:19:28 -0600 Message-Id: <1519949975-13548-1-git-send-email-richard.gong@linux.intel.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Richard Gong This is the 2nd submission of Intel service layer patches. Intel Stratix10 FPGA manager, which is 1st service layer client, is included in this submission. Service layer patches have been reviewed internally by Alan Tull and other colleagues at Intel. Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard processor system (HPS) and Secure Device Manager (SDM). SDM is the hardware which does the FPGA configuration, QSPI, Crypto and warm reset. When the FPGA is configured from HPS, there needs to be a way for HPS to notify SDM the location and size of the configuration data. Then SDM will get the configuration data from that location and perform the FPGA configuration. To meet the whole system security needs and support virtual machine requesting communication with SDM, only the secure world of software (EL3, Exception Level 3) can interface with SDM. All software entities running on other exception levels must channel through the EL3 software whenever it needs service from SDM. Intel Stratix10 service layer driver is added to provide the service for FPGA configuration. Running at privileged exception level (EL1, Exception Level 1), Intel Stratix10 service layer driver interfaces with the service provider at EL1 (Intel Stratix10 FPGA Manager) and manages secure monitor call (SMC) to communicate with secure monitor software at secure monitor exception level (EL3). Later the Intel Stratix10 service layer driver will be extended to provide services for QSPI, Crypto and warm reset. v2: add patches for FPGA manager, FPGA manager binding, dts and defconfig remove intel-service subdirectory and intel-service.h, move intel-smc.h and intel-service.c to driver/misc subdirectory remove global variables change service layer driver be 'default n' correct SPDX markers add timeout for do..while() loop add kernel-doc for the functions and structs, correct multiline comments replace kfifo_in/kfifo_out with kfifo_in_spinlocked/kfifo_out_spinlocked rename struct intel_svc_data (at client header) to intel_svc_client_msg rename struct intel_svc_private_mem to intel_svc_data other corrections/changes from Intel internal code reviews Alan Tull (3): dt-bindings: fpga: add Stratix10 SoC FPGA manager binding arm64: dts: stratix10: add fpga manager and region fpga: add intel stratix10 soc fpga manager driver Richard Gong (4): dt-bindings, firmware: add Intel Stratix10 service layer binding arm64: dts: stratix10: add service driver binding to base dtsi driver, misc: add Intel Stratix10 service layer driver defconfig: enable fpga and service layer .../bindings/firmware/intel,stratix10-svc.txt | 57 ++ .../bindings/fpga/intel-stratix10-soc-fpga-mgr.txt | 10 + arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 34 + arch/arm64/configs/defconfig | 5 + drivers/fpga/Kconfig | 6 + drivers/fpga/Makefile | 1 + drivers/fpga/stratix10-soc.c | 503 +++++++++++ drivers/misc/Kconfig | 12 + drivers/misc/Makefile | 1 + drivers/misc/intel-service.c | 960 +++++++++++++++++++++ drivers/misc/intel-smc.h | 205 +++++ include/linux/intel-service-client.h | 188 ++++ 12 files changed, 1982 insertions(+) create mode 100644 Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt create mode 100644 Documentation/devicetree/bindings/fpga/intel-stratix10-soc-fpga-mgr.txt create mode 100644 drivers/fpga/stratix10-soc.c create mode 100644 drivers/misc/intel-service.c create mode 100644 drivers/misc/intel-smc.h create mode 100644 include/linux/intel-service-client.h -- 2.7.4