Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Subject: Re: [PATCH 0/7] x86/microcode: Improve late loading
To:     Borislav Petkov <bp@alien8.de>, X86 ML <x86@kernel.org>
Cc:     Arjan Van De Ven <arjan.van.de.ven@intel.com>,
        Ashok Raj <ashok.raj@intel.com>,
        LKML <linux-kernel@vger.kernel.org>
References: <20180228102846.13447-1-bp@alien8.de>
From:   Tom Lendacky <thomas.lendacky@amd.com>
Message-ID: <a9162ec0-0440-3369-5c07-c6d58fdb7154@amd.com>
Date:   Mon, 5 Mar 2018 16:12:39 -0600
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:52.0) Gecko/20100101
 Thunderbird/52.6.0
MIME-Version: 1.0
In-Reply-To: <20180228102846.13447-1-bp@alien8.de>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Mar 2018 22:12:44.3353 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: def00dc1-be6b-465b-b0f6-08d582e638b8
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR12MB1152
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 2/28/2018 4:28 AM, Borislav Petkov wrote:
> From: Borislav Petkov <bp@suse.de>
> 
> Hi,
> 
> here are a bunch of patches which improve microcode late loading.
> 
> Before you read any further: the early loading method is still the
> preferred one and you should always do that. This patchset is improving
> the late loading mechanism for long running jobs and cloud use cases -
> i.e., use cases where early loading is, hm, a bit problematic.
> 
> Ashok Raj (4):
>   x86/microcode/intel: Check microcode revision before updating sibling
>     threads
>   x86/microcode/intel: Writeback and invalidate caches before updating
>     microcode
>   x86/microcode: Do not upload microcode if CPUs are offline
>   x86/microcode: Synchronize late microcode loading
> 
> Borislav Petkov (3):
>   x86/microcode: Get rid of struct apply_microcode_ctx
>   x86/microcode/intel: Look into the patch cache first
>   x86/microcode: Request microcode on the BSP
> 
>  arch/x86/kernel/cpu/microcode/core.c  | 158 +++++++++++++++++++++++++---------
>  arch/x86/kernel/cpu/microcode/intel.c |  48 +++++++++--
>  2 files changed, 159 insertions(+), 47 deletions(-)
> 

Tested on my Family 17h (EPYC) system (including taking CPUs offline and
back on before and after reloads).  I'll try and find some additional
systems to test on, but for now:

Tested-by: Tom Lendacky <thomas.lendacky@amd.com>