Received: by 10.223.185.116 with SMTP id b49csp3112760wrg; Mon, 5 Mar 2018 14:27:37 -0800 (PST) X-Google-Smtp-Source: AG47ELtGeI39PeHFCRUi8Ie5SH3g6WN1zoEi6+dnBiKyi2+puT7puXyA1J8WlbxPsfuqrStVN6UV X-Received: by 2002:a17:902:bd93:: with SMTP id q19-v6mr15003550pls.322.1520288857679; Mon, 05 Mar 2018 14:27:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520288857; cv=none; d=google.com; s=arc-20160816; b=ZSsbjhu951yimNo4L0OXCo8dzz1ynPI1JK93bmQuukXuk6Dcqzjr2ShLWwnwqwC7Mh CUW+t0L4F9VH2sfr0Tb0AmGSx1frSmFNm2AhOx4KbOIF7WKMFUejZQ04+euf2CdpvKQ6 lk7gE6k529d2+9/YRoC4DnnEz79RL1Ri62PH+6K0AVwN1MVRQUO6/iGiFg7C9Tu6on4x df7JROBA95chhEC0WHGAr7p2NAjg6P3jYxgOQtZv5DAnIClbH4QZ9AVtQJFgTXtP2+WH +BybyY6VnrFHTSE6JBbd0LX36Mcy0BLjTL4cB/P4txL7vrjHTqGoamcRJaa1ZwZ+uh/Q 2wzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=xtQpmi4WZf8iCdXMG0w2CoFn1evaqRYXUDkW2pQ48Qs=; b=0bzfScZ1FLR7bhfUuUTo3uIsQUyKvoQSb996Ge3BLZY8dgqAD5YrE70E0J1ItB1uix fXbc26icLXzqd9a31JWDVDcjh7cJbrDJsV4z8FH5XSlKWY+dHyrV8eO3ROKfSCHJOAIn ip8Z6JMBH0fGcxgt3RhFqbkdHhUs/+ciETS0vVcQaOrI7dkqgqNiKCC9XBsdbGCUbl6M Ria3KqocIEKq/HKsqDkUzRCLjpLtiNIX7Her55nCmc7/ymDH3KrzXehv3EW8vTV0JvuD VAAj7CQrc80/hTnQZTBP7aUpEF86ohKnOGGXt7sOxVe6m7Ci/jBE2hVcTgApz+4xjfKg XU4w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i9si10874186pfi.150.2018.03.05.14.27.23; Mon, 05 Mar 2018 14:27:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753586AbeCEWY4 (ORCPT + 99 others); Mon, 5 Mar 2018 17:24:56 -0500 Received: from bhuna.collabora.co.uk ([46.235.227.227]:37736 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753136AbeCEWYx (ORCPT ); Mon, 5 Mar 2018 17:24:53 -0500 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: eballetbo) with ESMTPSA id EC6062783BF From: Enric Balletbo i Serra To: architt@codeaurora.org, inki.dae@samsung.com, thierry.reding@gmail.com, hjc@rock-chips.com, seanpaul@chromium.org, airlied@linux.ie, tfiga@chromium.org, heiko@sntech.de Cc: hshi@chromium.org, wzz@rock-chips.com, hl@rock-chips.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, dianders@chromium.org, linux-rockchip@lists.infradead.org, orjan.eide@arm.com, m.szyprowski@samsung.com, =?UTF-8?q?St=C3=A9phane=20Marchesin?= , Enric Balletbo i Serra Subject: [PATCH v4 28/38] drm/bridge: analogix_dp: Properly disable aux chan retries on rockchip Date: Mon, 5 Mar 2018 23:23:20 +0100 Message-Id: <20180305222324.5872-29-enric.balletbo@collabora.com> X-Mailer: git-send-email 2.16.1 In-Reply-To: <20180305222324.5872-1-enric.balletbo@collabora.com> References: <20180305222324.5872-1-enric.balletbo@collabora.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Douglas Anderson The comments in analogix_dp_init_aux() claim that we're disabling aux channel retries, but then right below it for Rockchip it sets them to 3. If we actually need 3 retries for Rockchip then we could adjust the comment, but it seems more likely that we want the same retry behavior across all platforms. Cc: Stéphane Marchesin Cc: 征增 王 Signed-off-by: Douglas Anderson Signed-off-by: Sean Paul Signed-off-by: Thierry Escande Signed-off-by: Enric Balletbo i Serra --- drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c | 15 ++++++++------- 1 file changed, 8 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c b/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c index 58e8a28e99aa..a5f2763d72e4 100644 --- a/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c +++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c @@ -481,15 +481,16 @@ void analogix_dp_init_aux(struct analogix_dp_device *dp) analogix_dp_reset_aux(dp); - /* Disable AUX transaction H/W retry */ + /* AUX_BIT_PERIOD_EXPECTED_DELAY doesn't apply to Rockchip IP */ if (dp->plat_data && is_rockchip(dp->plat_data->dev_type)) - reg = AUX_BIT_PERIOD_EXPECTED_DELAY(0) | - AUX_HW_RETRY_COUNT_SEL(3) | - AUX_HW_RETRY_INTERVAL_600_MICROSECONDS; + reg = 0; else - reg = AUX_BIT_PERIOD_EXPECTED_DELAY(3) | - AUX_HW_RETRY_COUNT_SEL(0) | - AUX_HW_RETRY_INTERVAL_600_MICROSECONDS; + reg = AUX_BIT_PERIOD_EXPECTED_DELAY(3); + + /* Disable AUX transaction H/W retry */ + reg |= AUX_HW_RETRY_COUNT_SEL(0) | + AUX_HW_RETRY_INTERVAL_600_MICROSECONDS; + writel(reg, dp->reg_base + ANALOGIX_DP_AUX_HW_RETRY_CTL); /* Receive AUX Channel DEFER commands equal to DEFFER_COUNT*64 */ -- 2.16.1