Received: by 10.223.185.116 with SMTP id b49csp3742328wrg; Tue, 6 Mar 2018 04:19:49 -0800 (PST) X-Google-Smtp-Source: AG47ELuf3ykXHHeqZsclvQ6krNGUjI4b7cTKuPqL3tP4zLyYsWWMDr7NRMqf9nQACq+uGH0S1rMw X-Received: by 10.99.117.83 with SMTP id f19mr14735020pgn.318.1520338789731; Tue, 06 Mar 2018 04:19:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520338789; cv=none; d=google.com; s=arc-20160816; b=jbBkTymfzvHq4tAY6wQpOOSJUd1abpwMpM71Us1CC10vBu6nUJFYy6eHZhfGxKyVPG 3+3FbRk019tI5gGwoWOYT/4SOg/eDtiwgFI7AeN17ljy5UY+h9uF2m10Wt+OYSxEMRI/ OMYwGb6Tz2FLXzPIKlB8a5nK1FoKiOPrmLq8k0nvVrkCRJmMJ7+6z+YpH3W1Mhn5xnms mvCmDRWRi0Vly5SNi3YbVuIsX3uUCXwWeeUzLf9n32aSsTLkuxUurP2NCK4z6ZWAQv5b kQDUz8S31IKVeIUP017m18DcBq7vXy4gvpdzMfCqGnHFf+3rsPfa2SKTSF36Hhg7Hm90 8kHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=zvWLNUn702jyoSUuX9wv7satCmHsyLRgezkxQlgw1Eg=; b=fE7PMULFc7OOHjfzqZhLPrWsA/BvsyA7LkLe6EnvJnkNkwYMigOJ0s1BY6Cx7TV/1C OhlBacaLwCPdtFtW5b/PU6hN5LY63EOerNQ+ixKyPHGQ6mzPE0rGkXR7RCGVR81gKfEI M+zLGMX9BvsZdGRrWLlhlq/mx+7rrG+IIq6bc9GmohrKlaT3czNVU1NyUdjkiDX4J+xe CnY0DeLjVOWS2ZtSXjhkKROLE8GF4Za2Em0avhAvEKpB2K9KY0sa5UHuPBQ0q0hDCcBC EAMZgoGpgixyPjIUCbN/X+pOJnZ0xgNTIoMUhqGMLPPhRdE2K6WOyr9Ct4+Mx8mu9uVQ Pidg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p17si9741704pgq.8.2018.03.06.04.19.35; Tue, 06 Mar 2018 04:19:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753505AbeCFMQy (ORCPT + 99 others); Tue, 6 Mar 2018 07:16:54 -0500 Received: from mail.bootlin.com ([62.4.15.54]:60307 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753024AbeCFMQx (ORCPT ); Tue, 6 Mar 2018 07:16:53 -0500 Received: by mail.bootlin.com (Postfix, from userid 110) id A14B0209E0; Tue, 6 Mar 2018 13:16:50 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost (242.171.71.37.rev.sfr.net [37.71.171.242]) by mail.bootlin.com (Postfix) with ESMTPSA id 33474209DB; Tue, 6 Mar 2018 13:16:19 +0100 (CET) From: Alexandre Belloni To: James Hogan , Ralf Baechle Cc: Allan Nielsen , linux-mips@linux-mips.org, linux-kernel@vger.kernel.org, Alexandre Belloni Subject: [PATCH v5 0/5] MIPS: add support for Microsemi MIPS SoCs Date: Tue, 6 Mar 2018 13:16:02 +0100 Message-Id: <20180306121607.1567-1-alexandre.belloni@bootlin.com> X-Mailer: git-send-email 2.16.2 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This patch series adds initial support for the Microsemi MIPS SoCs. It is currently focusing on the Microsemi Ocelot (VSC7513, VSC7514). Changes in v5: - reworked the DT to remove ocelot_measure_hpt_freq() - fixed the memory node (memory@0) - fixed indentation - board-ocelot.config: o require CONFIG_CPU_MIPS32_R2 o removed CONFIG_MIPS_CMDLINE_FROM_BOOTLOADER o removed CONFIG_SQUASHFS because generic_defconfig has # CONFIG_MISC_FILESYSTEMS is not set - removed DMA_NONCOHERENT from MSCC_OCELOT Alexandre Belloni (5): dt-bindings: mips: Add bindings for Microsemi SoCs MIPS: mscc: add ocelot dtsi MIPS: mscc: add ocelot PCB123 device tree MIPS: generic: Add support for Microsemi Ocelot MAINTAINERS: Add entry for Microsemi MIPS SoCs Documentation/devicetree/bindings/mips/mscc.txt | 43 +++++++++ MAINTAINERS | 9 ++ arch/mips/Makefile | 4 + arch/mips/boot/dts/Makefile | 1 + arch/mips/boot/dts/mscc/Makefile | 3 + arch/mips/boot/dts/mscc/ocelot.dtsi | 117 ++++++++++++++++++++++++ arch/mips/boot/dts/mscc/ocelot_pcb123.dts | 27 ++++++ arch/mips/configs/generic/board-ocelot.config | 36 ++++++++ arch/mips/generic/Kconfig | 16 ++++ arch/mips/generic/Makefile | 1 + arch/mips/generic/board-ocelot.c | 67 ++++++++++++++ 11 files changed, 324 insertions(+) create mode 100644 Documentation/devicetree/bindings/mips/mscc.txt create mode 100644 arch/mips/boot/dts/mscc/Makefile create mode 100644 arch/mips/boot/dts/mscc/ocelot.dtsi create mode 100644 arch/mips/boot/dts/mscc/ocelot_pcb123.dts create mode 100644 arch/mips/configs/generic/board-ocelot.config create mode 100644 arch/mips/generic/board-ocelot.c -- 2.16.2