Received: by 10.223.185.116 with SMTP id b49csp4945857wrg; Wed, 7 Mar 2018 03:56:08 -0800 (PST) X-Google-Smtp-Source: AG47ELtqKj4AYQe80oEric5iLFEZ00BidmVHXaEE0BTNeFK0uN2YuHQhhbfplmIxDNQWqsBvCiN4 X-Received: by 2002:a17:902:7d93:: with SMTP id a19-v6mr16760662plm.160.1520423768571; Wed, 07 Mar 2018 03:56:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520423768; cv=none; d=google.com; s=arc-20160816; b=OfUQcseFi1iXfZBSVHgQzG1NdtOWMAIarHUpEr0DGo55iYTtmUS5DlQlU8ZboPDzwJ jj/tITpD/0NSs0rBj7B4OH3Mq0O+w5883ZXat/2wU8Xz8nXofODUsOFm3g7Cr6+o3vz5 5WyKekEL9uxikatZ3Qj6m7BBWY4OhoyRQHw3YJtfSlQITFxbi99DrprdtX57zH27s2J+ kkpTabWIEN6ge1HkrrSl3is3LqaPeE+NmbQqMx/3ER7l2LzzWsyjUovpgShpMOm7rcVq pMbecftesB7vYzwNE+Xz2dEzuU3zNGJ8ELP5/gCEnEDO7zxYCUX1b/O3qVXKU/HgvE34 6Sxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=mkOhUGN/kT/3yRnNY9f3/KAZ/QMkmaqqKUR9EFRAcjY=; b=g1o8birgosT22DqyxrQVEdgLjdDy1tWMVHgab4d7iDqzHqTaVVnybJGd4lRRxTMpDe b71SGGFolVG/3YhpiVvsPmxCtQAQzjGRjMTL7bY8sTAVpmGMyOt6pqCm+gipLOvbXzZn 7xKEt4Npq7Z57lmFeVGhbADjsL6Ov4Jt9+cTeOI10+oA8k8HfIlHcH0OU/iD7o6B1qEu 5evHfWERTFtDGlZrvaBMgzlmPpx0fXeZs6aGQNW2W84Dr0JR3L97UWMuZgFHXmmyBUU5 UuEnFXvYK4e/Y8dbfhALirid9W3BBAHPV3lT4ttf+fuojGfbT+3yy4KepnI45fyP5b6u NSvw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k30si11312492pgn.319.2018.03.07.03.55.54; Wed, 07 Mar 2018 03:56:08 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754434AbeCGLyr (ORCPT + 99 others); Wed, 7 Mar 2018 06:54:47 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:49290 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754311AbeCGLyp (ORCPT ); Wed, 7 Mar 2018 06:54:45 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0415C14; Wed, 7 Mar 2018 03:54:45 -0800 (PST) Received: from e107981-ln.cambridge.arm.com (e107981-ln.cambridge.arm.com [10.1.207.54]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 5B08B3F487; Wed, 7 Mar 2018 03:54:43 -0800 (PST) Date: Wed, 7 Mar 2018 11:54:38 +0000 From: Lorenzo Pieralisi To: Ilya Ledvich Cc: Lucas Stach , Richard Zhu , Bjorn Helgaas , Rob Herring , linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH v3] PCI: imx6: Add PHY reference clock source support Message-ID: <20180307115438.GA15139@e107981-ln.cambridge.arm.com> References: <1515073977-10153-1-git-send-email-ilya@compulab.co.il> <1515408232.12538.7.camel@pengutronix.de> <498e20c0-7b86-0f86-7555-64a012b85b9e@compulab.co.il> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <498e20c0-7b86-0f86-7555-64a012b85b9e@compulab.co.il> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jan 10, 2018 at 03:43:41PM +0200, Ilya Ledvich wrote: > Hi Lucas, > > On 01/08/2018 12:43 PM, Lucas Stach wrote: > >Am Donnerstag, den 04.01.2018, 15:52 +0200 schrieb Ilya Ledvich: > >>i.MX7D variant of the IP can use either Crystal Oscillator input > >>or internal clock input as a Reference Clock input for PCIe PHY. > >>Add support for an optional property 'fsl,pcie-phy-refclk-internal'. > >>If present then an internal clock input is used as PCIe PHY > >>reference clock source. By default an external oscillator input > >>is still used. > >> > >>Verified on Compulab SBC-iMX7 Single Board Computer. > > > >Sorry to get in late here, but I would rather have the external clock > >input modeled as a real clock and only use the internal clock if that > >isn't present. > > > > I tried to follow the logic described in the iMX7 TRM, where external > oscillator is a default option. Additionally, the external clock input model > you've suggested, requires additional changes in the iMX7 SabreSD board (and > probably other boards which use an external input too) devicetree files. > > >Are you even sure that the i.MX7 clock you mention isn't the already > >documented "pcie_bus" clock? This one is also allowed to be sourced > >externally on the i.MX6. > > To the best of my understanding it's not the pcie_bus clock, but I'm > absolutely sure. Could anybody from the BSP team guys elaborate on this > issue? Thanks a lot! I have marked this with "Changes Requested" according to Lucas' feedback, please send a new version or let me know what I should do with it, thanks. Lorenzo