Received: by 10.223.185.116 with SMTP id b49csp5010610wrg; Wed, 7 Mar 2018 05:03:06 -0800 (PST) X-Google-Smtp-Source: AG47ELvQ2F2vNxbIOej5XvWlaNdOCvmqoLlnBEvk/3SQd9nT6UENwOiB+yN75/mjY2a24NrLarp2 X-Received: by 2002:a17:902:2e83:: with SMTP id r3-v6mr20484057plb.84.1520427786513; Wed, 07 Mar 2018 05:03:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520427786; cv=none; d=google.com; s=arc-20160816; b=IQmS6s9mYcEmkgmjwEdpYcBNfOMvfbPGFuoNvmCi7tw6u0yj05FKcOpc4Koq1TNsVb 5i+iN8znJ0491Z1eJ0tT1z/Ip8w8SyUub5gtf6cHdoCvv36svCKbgxGrKMdgH0Zlz719 iHRt90/2FfLk+XfTaN0On00jNqceZB70D86jOa2E+Wx6gYpZrclYIrrnZQ2yugeW5OQZ O5hSKotge5yR5yUMFSZaepZttb81VaKKUiinZcX7YTonvYyJCUantn+vox+lo2YQWbdj yP8AQypqd8PIarR3B5/VOxEcl+DlS8dCMnQ7VDigSDv7rdhQ8jRhFcPSnMy4Fo43wfRx oy+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=6hyea7fk/qqGQewMjE7ZSwvy6T6jC68gz4kRFcmFOnA=; b=rHS38M4r+tJkoYkf2GtFbcJGWNUoigRBW3uzKbjo+Nn2LazREWvMFAplkLOMUgMS64 KLlOSQpjABnTfhMr96JLwXZoemifUgvB0GliauCOAYTnzG9nF6DcuHQqcczEeVr/NDTl AIbwVCv3GtdUuH/JZrjzBwmCMzwmsybhgJikRhxAi6n3+nGDqPhEpXCEQrc1Yca37UYS vnOZIqfpdJH0PziWLZyCPXjxyaIQz/YIqYmEIaBIiBWO4X93u4j/3YmWydD1ZgiSfdJa +0bWryUcyjca4Wlw8blPVzzfmypJsqI322eFEMq/vlYM3oUSEp2MSbBgdItCpXLHJoj7 ObSA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h10si13879226pfa.191.2018.03.07.05.02.52; Wed, 07 Mar 2018 05:03:06 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933366AbeCGNBp (ORCPT + 99 others); Wed, 7 Mar 2018 08:01:45 -0500 Received: from foss.arm.com ([217.140.101.70]:50404 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754269AbeCGNBl (ORCPT ); Wed, 7 Mar 2018 08:01:41 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id E43D215AB; Wed, 7 Mar 2018 05:01:40 -0800 (PST) Received: from [10.1.210.88] (e110467-lin.cambridge.arm.com [10.1.210.88]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id C73973F487; Wed, 7 Mar 2018 05:01:38 -0800 (PST) Subject: Re: [PATCH v7 09/14] dt-bindings: iommu/rockchip: Add clock property To: Jeffy Chen , linux-kernel@vger.kernel.org Cc: jcliang@chromium.org, xxm@rock-chips.com, tfiga@chromium.org, devicetree@vger.kernel.org, Heiko Stuebner , linux-rockchip@lists.infradead.org, iommu@lists.linux-foundation.org, Rob Herring , Mark Rutland , Joerg Roedel , linux-arm-kernel@lists.infradead.org References: <20180306030252.3197-1-jeffy.chen@rock-chips.com> <20180306032113.22247-1-jeffy.chen@rock-chips.com> <20180306032113.22247-6-jeffy.chen@rock-chips.com> From: Robin Murphy Message-ID: Date: Wed, 7 Mar 2018 13:01:37 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <20180306032113.22247-6-jeffy.chen@rock-chips.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 06/03/18 03:21, Jeffy Chen wrote: > Add clock property, since we are going to control clocks in rockchip > iommu driver. Reviewed-by: Robin Murphy > Signed-off-by: Jeffy Chen > Reviewed-by: Rob Herring > --- > > Changes in v7: None > Changes in v6: > Fix dt-binding as Robin suggested. > Use aclk and iface clk as Rob and Robin suggested, and split binding > patch. > > Changes in v5: None > Changes in v4: None > Changes in v3: None > Changes in v2: None > > Documentation/devicetree/bindings/iommu/rockchip,iommu.txt | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/Documentation/devicetree/bindings/iommu/rockchip,iommu.txt b/Documentation/devicetree/bindings/iommu/rockchip,iommu.txt > index 2098f7732264..6ecefea1c6f9 100644 > --- a/Documentation/devicetree/bindings/iommu/rockchip,iommu.txt > +++ b/Documentation/devicetree/bindings/iommu/rockchip,iommu.txt > @@ -14,6 +14,11 @@ Required properties: > "single-master" device, and needs no additional information > to associate with its master device. See: > Documentation/devicetree/bindings/iommu/iommu.txt > +- clocks : A list of clocks required for the IOMMU to be accessible by > + the host CPU. > +- clock-names : Should contain the following: > + "iface" - Main peripheral bus clock (PCLK/HCL) (required) > + "aclk" - AXI bus clock (required) > > Optional properties: > - rockchip,disable-mmu-reset : Don't use the mmu reset operation. > @@ -27,5 +32,7 @@ Example: > reg = <0xff940300 0x100>; > interrupts = ; > interrupt-names = "vopl_mmu"; > + clocks = <&cru ACLK_VOP1>, <&cru HCLK_VOP1>; > + clock-names = "aclk", "iface"; > #iommu-cells = <0>; > }; >