Received: by 10.223.185.116 with SMTP id b49csp5518491wrg; Wed, 7 Mar 2018 13:13:02 -0800 (PST) X-Google-Smtp-Source: AG47ELuDHkm7md6wDzssbvDv1U0HC61aOP24eQ6jUyxS9QO1FYDiW+Ly2IzFb4RpoNTd5kVFnqWa X-Received: by 10.98.59.218 with SMTP id w87mr24108366pfj.37.1520457182333; Wed, 07 Mar 2018 13:13:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520457182; cv=none; d=google.com; s=arc-20160816; b=JOF6wj5APNruGYZrrD6+78X/M0j+pAireYZZxoI3ollKLTIqu9LRIT6mEXa3YEZHtT BVMMsNTYAJPny7RGr7rhdpviWKoPwYL8GJxoXpVv1XfG+aJ7G76EbKSVS1VNr9w747bL Gv0WMRuPFxogLFgEGf9pO0HbwZ1mr5DbAi8Fhd1CeGgjz4Zk8+f+vuErqhC67Jge51bE qE+fl+Ud3dKJFAqVsfuUjqjUY1aqT0dPUtMQ08WXQj1X1A+2QleOF0d4jQMYd3s05iOo 2A/vixVm9veR/J5eE4u35OD8FyJootXC5cbNyMIHxczqB0qQQXvEDrcMA4+XWN4PtYMj StQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=A7BVDewsDZ5JrPZQdpKh01PZl8FrjMm0ILPJOAMW+UQ=; b=xZljO2PpwBRC71eA2CRF8skn1Ikmvmzva1ZuKSTcU96pP4WXBMBaDKmBcr4V57FkRX OkoDU9/hYncuctpo2vEIpEjqNE5D0tXz4fTqTd7tm2crx5Q3fQ38nSQpp77wwOF3L8CF Q2ch0/APWu6RtTqPTC0+AZMG13wEs4sPoJaawjuUnEd+mhGU+mqDANS1o6wuuYGZuIlL 7voTFpUJtxLSM6q4Z665H7TzQaMi1v2xmv+tcSyhxtAVKvHC/HZ3B2PYuh6ArvFvTZy4 jf8UVRcrfs8WYE+EUaTsB1psbQi9gM/2kUiomnOTtps2I6gvn02RZaEqUXOnin40WTQO Exfg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z6-v6si1816815plo.727.2018.03.07.13.12.47; Wed, 07 Mar 2018 13:13:02 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754794AbeCGVLj (ORCPT + 99 others); Wed, 7 Mar 2018 16:11:39 -0500 Received: from mail-ot0-f194.google.com ([74.125.82.194]:38175 "EHLO mail-ot0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754052AbeCGVLh (ORCPT ); Wed, 7 Mar 2018 16:11:37 -0500 Received: by mail-ot0-f194.google.com with SMTP id 95so3438343ote.5; Wed, 07 Mar 2018 13:11:37 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=A7BVDewsDZ5JrPZQdpKh01PZl8FrjMm0ILPJOAMW+UQ=; b=Zq4uNJ/9vRZm6+gRbKn39z/6COjbQtc3Jt4qVQYIuEVFDhPdzrVPfjM1/+U6O6NMdY fHUtvuVnEh8zlmWZGD4NeggboCOpbut9m1zcgGPg0f38NwBkGjEmoU82myfVNaxLTNXy o7+6cbpzMCiOAQKB4mLAlNp6OUHlWN9yOtzs29u7ABHMkUDacRyyzlyeuuQnoU4NiVHA Qcj89U4/2o8ENDZ1sNhaKWpfaREOINyZ29aqj8nR4HCB7WGKSjqfwKXLwlARsPOjrJpD FMRZxuYbBr/E/TDBVdkfSGwD3RaX8RGHzhNbafJvqxJapQlLpvNgaG98QxPJVhpzQiOg FnyQ== X-Gm-Message-State: AElRT7HlNI2CWhMEA7QDIKl+N/6mU0XCDv3Fz7Kl8mvrBiH4c0BBRcHG s9uuic413vQFI5uzAURc+A== X-Received: by 10.157.60.112 with SMTP id j45mr17271394ote.141.1520457096843; Wed, 07 Mar 2018 13:11:36 -0800 (PST) Received: from localhost (216-188-254-6.dyn.grandenetworks.net. [216.188.254.6]) by smtp.gmail.com with ESMTPSA id p28sm10067057otc.59.2018.03.07.13.11.19 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 07 Mar 2018 13:11:33 -0800 (PST) Date: Wed, 7 Mar 2018 15:11:18 -0600 From: Rob Herring To: Shawn Guo Cc: Kishon Vijay Abraham I , Jianguo Sun , Jiancheng Xue , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Pengcheng Li Subject: Re: [PATCH v4 1/2] dt-bindings: add bindings doc for HiSilicon INNO USB2 PHY Message-ID: <20180307211118.su2vyfa4zyfh4w2t@rob-hp-laptop> References: <1520217605-9312-1-git-send-email-shawn.guo@linaro.org> <1520217605-9312-2-git-send-email-shawn.guo@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1520217605-9312-2-git-send-email-shawn.guo@linaro.org> User-Agent: NeoMutt/20170609 (1.8.3) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Mar 05, 2018 at 10:40:04AM +0800, Shawn Guo wrote: > From: Pengcheng Li > > It adds device tree bindings document for HiSilicon INNO USB2 PHY. > > Signed-off-by: Pengcheng Li > Signed-off-by: Jiancheng Xue > Signed-off-by: Shawn Guo > --- > .../devicetree/bindings/phy/phy-hisi-inno-usb2.txt | 72 ++++++++++++++++++++++ > 1 file changed, 72 insertions(+) > create mode 100644 Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt > > diff --git a/Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt b/Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt > new file mode 100644 > index 000000000000..4dbf87c70b96 > --- /dev/null > +++ b/Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt > @@ -0,0 +1,72 @@ > +Device tree bindings for HiSilicon INNO USB2 PHY > + > +Required properties: > +- compatible: Should be one of the following strings: > + "hisilicon,inno-usb2-phy", > + "hisilicon,hi3798cv200-usb2-phy". > +- reg: Should be the address space for PHY configuration register in peripheral > + controller, e.g. PERI_USB0 for USB 2.0 PHY01 on Hi3798CV200 SoC. > +- clocks: The phandle and clock specifier pair for INNO USB2 PHY device > + reference clock. > +- resets: The phandle and reset specifier pair for INNO USB2 PHY device reset > + signal. > +- #address-cells: Must be 1. > +- #size-cells: Must be 0. > + > +The INNO USB2 PHY device should be a child node of peripheral controller that > +contains the PHY configuration register, and each device suppports up to 2 PHY > +ports which are represented as child nodes of INNO USB2 PHY device. > + > +Required properties for PHY port node: > +- reg: The PHY port instance number. > +- #phy-cells: Defined by generic PHY bindings. Must be 0. > +- resets: The phandle and reset specifier pair for PHY port reset signal. > + > +Refer to phy/phy-bindings.txt for the generic PHY binding properties > + > +Example: > + > +perictrl: peripheral-controller@8a20000 { > + compatible = "hisilicon,hi3798cv200-perictrl", "syscon", > + "simple-mfd"; Is syscon needed here? Doesn't look like the phys need it. Is there no dependency on the peri ctrl probing first for the phys to probe successfully? If there is some dependency, simple-mfd should not be used. As for the phy binding, Reviewed-by: Rob Herring > + reg = <0x8a20000 0x1000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0x8a20000 0x1000>; > + > + usb2_phy1: usb2-phy@120 { > + compatible = "hisilicon,hi3798cv200-usb2-phy"; > + reg = <0x120 0x4>; > + clocks = <&crg HISTB_USB2_PHY1_REF_CLK>; > + resets = <&crg 0xbc 4>; > + #address-cells = <1>; > + #size-cells = <0>; > + > + usb2_phy1_port0: phy@0 { > + reg = <0>; > + #phy-cells = <0>; > + resets = <&crg 0xbc 8>; > + }; > + > + usb2_phy1_port1: phy@1 { > + reg = <1>; > + #phy-cells = <0>; > + resets = <&crg 0xbc 9>; > + }; > + }; > + > + usb2_phy2: usb2-phy@124 { > + compatible = "hisilicon,hi3798cv200-usb2-phy"; > + reg = <0x124 0x4>; > + clocks = <&crg HISTB_USB2_PHY2_REF_CLK>; > + resets = <&crg 0xbc 6>; > + #address-cells = <1>; > + #size-cells = <0>; > + > + usb2_phy2_port0: phy@0 { > + reg = <0>; > + #phy-cells = <0>; > + resets = <&crg 0xbc 10>; > + }; > + }; > +}; > -- > 1.9.1 >