Received: by 10.223.185.111 with SMTP id b44csp51147wrg; Fri, 9 Mar 2018 00:39:32 -0800 (PST) X-Google-Smtp-Source: AG47ELvB8mGNtcVzF7t75vAUlvnDlRUtYvBh+PC7p0olJGEnbneG/KibGMhqe4g6E2XPlmeIEP8Y X-Received: by 2002:a17:902:8214:: with SMTP id x20-v6mr26536244pln.182.1520584772771; Fri, 09 Mar 2018 00:39:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520584772; cv=none; d=google.com; s=arc-20160816; b=UGeslWyBb3f5TLYeG3pg8ALzdZvE4SwvpPvnKHgVNbQ/vC6CWuU9zxU/nNV5Fs4pYo ipyoJqriUCeJJOGnXwZSWdJUkhNx38YO65T+nGqSxCRxwUVwbW6Z0VmZupLoMyINEnoz zIvzmGFNOr5CLVC88OAskfNVdfvznkmPGzEqKAv+kYKFwlLWI+hepZKHeB9k4WpX4uYQ 6imyjvWHRG+c5C4C/R/Qo9dxpY59akhsYg9gcCmCHuAJUr1irb89Y8UuUKB+icSuqOmU 1t5Uy3FIzXXbMWdO3hEnTcTremp0ww9r2/IJEAOeLp0bSTvqDVPdvUNwbMOJDS3iwUQo TSJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature:arc-authentication-results; bh=Z+NX7OAemMmc/X91y5Gfj+ee0g+fQa+JAzDEpgYQBr4=; b=0GVfRDBuzem1rFMdd0Asd9zopxqnFq9kinHU/hQ3xC3OGgk3YmxEYdUDq+YgMVk63G wIPbscO/vXzwv3a5DfCqKtaXjTXoDdbOShBF6CWvaQJKYR37skVoFvNQw6jB6LbvXLgM O+3VTD5WZQC/Y84NfyxknIxld/XAiDSDhpAYNKxMZqrV2cB6OIFE5Hcxu9aeT5ilg8lo x6KD+Club2H0lpdwPMn/OWDIVz5hjGlGCJDuj4ixigiJjxgrKXtOQDAaKB+38eVfxyFj 5XQVs01mUUcI+d9R6Zg5ehl2ZgGlvwWXv0Af+vZSbY7HbsOT0Yueq623Dw2IP/7HB+++ ZG4A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=HKG9rxDY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u83si496097pfj.360.2018.03.09.00.39.17; Fri, 09 Mar 2018 00:39:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=HKG9rxDY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752089AbeCIIgg (ORCPT + 99 others); Fri, 9 Mar 2018 03:36:36 -0500 Received: from mail-qt0-f196.google.com ([209.85.216.196]:37596 "EHLO mail-qt0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751229AbeCIIgd (ORCPT ); Fri, 9 Mar 2018 03:36:33 -0500 Received: by mail-qt0-f196.google.com with SMTP id r16so9878391qtm.4; Fri, 09 Mar 2018 00:36:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=Z+NX7OAemMmc/X91y5Gfj+ee0g+fQa+JAzDEpgYQBr4=; b=HKG9rxDYHvHVmGrQeDD8Y/p2SdxRibKZJ7NmAsGCBrYrQgJfoMhIAAhWF0iymFL2vP f4GDMvab2lNcjNHlNA2cwHRQ+7JRFcSVoBVjEPj4/1ZDeyr+JhKP46ShnmuKLkKsOwrI iemWBzMlAg+4ozLpUs+Bw5aK+6KGbSLBKJ5BKLu1v5sVR7YK/OK2f5KtgbSUezS8I370 Pqj4y1YhzFsxsGc/MEGL6mOcfLqV/5rucJgdRr0MchwxV6lq3oFYvqyHfsewdpMFYRIe Ch+pAprNZbwFlK2doV9xjf/jMOFHzWZAVoREipHCkF09VRmt3XhbZfuH6rNqlD8R9Otm Jh3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=Z+NX7OAemMmc/X91y5Gfj+ee0g+fQa+JAzDEpgYQBr4=; b=sZKy/ARHaL5gVjdWna5ulzsj1Clo2tTa95a/T2J6juGRA5RcqEDtdY7DRaxwohDrh2 6HTCiuoWthMTsW2SMOTY20VkxwpnRMFGg9L3rWxGLiL7wQoaQ578oM4ztlAVB/ld3yyW zgXomNTaEENBXKk4gOK9Uzm4Dm04QL8i61xob7sV8FbrYvy1I1D4rkQrSKZ5gL8DvJZ5 TsVKxSUa2FIR3ZDmhBGNoQTb9c884tQNxYKFuF5sVGs4UDz3Fc0F/zcyG165kmalcXth DeRzHPTdvr6WfMA9JMte/cOswLj0Vfb6KqiZsipPHtI/G7Qvq7IkQ8MZLK+XppBRdqZz pn/Q== X-Gm-Message-State: AElRT7Fey5WEuLh6CeS/nVqXGxa4PLk/2yN0GkQjk1ePxDnu6tAyEN6P Q91O+b3UYcjivgsYKNXheHg= X-Received: by 10.200.58.7 with SMTP id w7mr46725685qte.76.1520584592683; Fri, 09 Mar 2018 00:36:32 -0800 (PST) Received: from localhost (p200300E41F1A6C00A7FFE15449086C5C.dip0.t-ipconnect.de. [2003:e4:1f1a:6c00:a7ff:e154:4908:6c5c]) by smtp.gmail.com with ESMTPSA id t24sm273226qtn.77.2018.03.09.00.36.31 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 09 Mar 2018 00:36:32 -0800 (PST) Date: Fri, 9 Mar 2018 09:36:29 +0100 From: Thierry Reding To: Jon Hunter Cc: Mathias Nyman , Mathias Nyman , Greg Kroah-Hartman , linux-usb@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 2/3] usb: xhci: tegra: Add runtime PM support Message-ID: <20180309083629.GA13877@ulmo> References: <1518626085-29102-1-git-send-email-jonathanh@nvidia.com> <1518626085-29102-2-git-send-email-jonathanh@nvidia.com> <54bd00b7-2835-a253-0399-370e8c8203b8@linux.intel.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="gBBFr7Ir9EOA20Yy" Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --gBBFr7Ir9EOA20Yy Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Thu, Mar 08, 2018 at 09:31:07PM +0000, Jon Hunter wrote: >=20 > On 01/03/18 14:18, Mathias Nyman wrote: > > On 14.02.2018 18:34, Jon Hunter wrote: > >> Add runtime PM support to the Tegra XHCI driver and move the function > >> calls to enable/disable the clocks, regulators and PHY into the runtime > >> PM callbacks. > >> > >> Signed-off-by: Jon Hunter > >> --- > >> =C2=A0 drivers/usb/host/xhci-tegra.c | 80 > >> ++++++++++++++++++++++++++++++------------- > >> =C2=A0 1 file changed, 56 insertions(+), 24 deletions(-) > >> > >> diff --git a/drivers/usb/host/xhci-tegra.c > >> b/drivers/usb/host/xhci-tegra.c > >> index 02b0b24faa58..42aa67858b53 100644 > >> --- a/drivers/usb/host/xhci-tegra.c > >> +++ b/drivers/usb/host/xhci-tegra.c > >> @@ -18,6 +18,7 @@ > >> =C2=A0 #include > >> =C2=A0 #include > >> =C2=A0 #include > >> +#include > >> =C2=A0 #include > >> =C2=A0 #include > >> =C2=A0 #include > >> @@ -1067,22 +1068,12 @@ static int tegra_xusb_probe(struct > >> platform_device *pdev) > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 platform_set_drvdata(pdev, tegra); > >> =C2=A0 -=C2=A0=C2=A0=C2=A0 err =3D tegra_xusb_clk_enable(tegra); > >> -=C2=A0=C2=A0=C2=A0 if (err) { > >> -=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 dev_err(&pdev->dev, "faile= d to enable clocks: %d\n", err); > >> -=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 goto put_usb2; > >> -=C2=A0=C2=A0=C2=A0 } > >> - > >> -=C2=A0=C2=A0=C2=A0 err =3D regulator_bulk_enable(tegra->soc->num_supp= lies, > >> tegra->supplies); > >> -=C2=A0=C2=A0=C2=A0 if (err) { > >> -=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 dev_err(&pdev->dev, "faile= d to enable regulators: %d\n", err); > >> -=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 goto disable_clk; > >> -=C2=A0=C2=A0=C2=A0 } > >> +=C2=A0=C2=A0=C2=A0 pm_runtime_enable(&pdev->dev); > >> =C2=A0 -=C2=A0=C2=A0=C2=A0 err =3D tegra_xusb_phy_enable(tegra); > >> +=C2=A0=C2=A0=C2=A0 err =3D pm_runtime_get_sync(&pdev->dev); > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 if (err < 0) { > >=20 > > Does this mean that if runtime PM is disabled then clocks and regulator > > will never be enabled > > for Tegra xhci? > >=20 > > How about keeping the clock and regualtor enabling in probe, and instead > > add something like: > >=20 > > pm_runtime_set_active(&pdev->dev); > > pm_runtime_enable(&pdev->dev); > > pm_runtime_get_noresume(&pdev->dev); >=20 > For 64-bit Tegra there is a dependency on CONFIG_PM, but for 32-bit > AFAIK there is not and so yes we should handle the case when PM_RUNTIME > is disabled. >=20 > Typically we do something like ... >=20 > pm_runtime_enable(&pdev->dev); > if (!pm_runtime_enabled(&pdev->dev)) > ret =3D tegra_xusb_runtime_resume(&pdev->dev); > else > ret =3D pm_runtime_get_sync(&pdev->dev); >=20 > That way we can keep the regulator and clock stuff in the handler. I > will update this series. Is there any good reason why we don't depend on PM for 32-bit as well? I'm not aware of any differences in drivers that are 32-bit specific for Tegra, and I'm not even sure the !PM case gets any testing at all. And even if, do we really still want to support that? I don't see any advantage these days for having it disabled. Thierry --gBBFr7Ir9EOA20Yy Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAlqiR4sACgkQ3SOs138+ s6GNiA//X3I2OQDwVf2dkPjQ29rUYps6NVTfwWqSz8oNmK9UnoEnQ47vRbTPP7QW szuryupTCPIpXzZFXL2A4zxO0BFpKw/nENNYFepmOYj0s7+agpawbPor4x0Rtlnn etCLwjpZk5iJSHbMVH6Cb9w2tAex8BY1fyyYVz+TATDowsEVU+agIVqRgfYTAUZq jWw46thN5oiLW+wODbR44C+RNVd5+gICb486Z9bsxU+ZkzdpfWgJ3s4aHJEP2RxN A42FkxBbZ1klyvqo8KBcfAsNuVGQS3xnR0NmhLZVVNG7cGdFsW+EJFAecQF8oX9P 999RQwfmwXQyWe9fuXL4BSZv/gnQk+Z+EjEWX1rgwtpfFXgKKGPsd+4eG9VkRqGT XQCOkDeFNyQBfi9aGFX5hgvg+dpTBooXqUhfubyf+Odsf6DTeV7hbwzlNkuVzuPS Abu7nQeulp1pXg089IqmDn1YxqNB9OTTnQDTCgC+3VlVabX/lS3ce4j/q37vf3DC UCqwZzdXHm4X1yqCWtlpOdrhU/lGTbxGKYNpUt8qz80+anSegKh78oQo4BKdAqS8 sL6t/SUSNt3ts56z76v10lYZ6TsT/XboT3xiaUaCnakDU9RTIHIGqEyhjVxzoG5h 3iff5vlmBpd/vXpfgY8ceR7pXRuUnenw5yzq3MNlpbIfM1q2pOk= =6DDv -----END PGP SIGNATURE----- --gBBFr7Ir9EOA20Yy--