Received: by 10.213.65.68 with SMTP id h4csp260396imn; Tue, 13 Mar 2018 03:34:25 -0700 (PDT) X-Google-Smtp-Source: AG47ELtgtze0LczGki5ogm5LPpBczK1vBNxjM5aK7UWDT7362/+8ztcOJh6K8F3Dbz4ddwkJ2VJn X-Received: by 10.99.119.78 with SMTP id s75mr90694pgc.238.1520937265894; Tue, 13 Mar 2018 03:34:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1520937265; cv=none; d=google.com; s=arc-20160816; b=aTRCYbK9sTNEU6QIU12mdmfu2O6km9Hnwu+bzbahPacPKu2ZUUwHvUt25BDbZWh7Ej 1VxeDgVMFpkS3MBWF440mlvmKLftZDnAwiHGSP3mRwImHXoWTsU0xisYgIc99e2PXISl 7HbUxuFyVCONcdKYXevJytrVzFZjlcBSjjZKC/67vfZQKTy1kPmCg58CAYfAbYIF4kQN 5Zae9r/PEpdjNxmZbpN1VnGFA55DPY5wvssZHjf8VmgpAbFBMCpE8tGEfuvdFtVwXRhZ o7bs0hIJJMYeh6YBQ4T1AolQAEmUwC45g0adT+GPKlamVaHZw143ijMJ2nX4F6K+6XT3 Eb4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:message-id :in-reply-to:date:references:subject:cc:to:from :arc-authentication-results; bh=WFgcLLJRTu6yjTuFLbpmnhS1/UwxDYZ1xZZMoaPfvgg=; b=xTYzVRsr+Hy8xJQ8Y/pzw9/e3hfzT11dqDucAqUUH/Gp7wLYxEHQL+Bi653Zh1nG9O PcDzYvB0J6wgAu2sJfD3G1leAKyEy6W/7zKCAVdzzqDpjwtkf14DwCXbNMOkK8XAcQge wxmUZMLTBQDvDgrkHIRsQ0j+MQgsk5y3St5eE3s80uokbXbLs5CaKXqeiMBZaxJxBCrF I9VCquHYaXsLWkgbrSEBSroUvRQ+kUAJ9mFR7s1qdoLCib04VXmYwCpjqBUyI8VRt1UO 6sdrkBh3xpYfNjSEXPibjanUo0Mc60aBOM+XOUV6Jcr6j5P7+SnICMg/44zAAB7DeISW 0Cmg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z13si31441pgv.473.2018.03.13.03.34.10; Tue, 13 Mar 2018 03:34:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932765AbeCMKc6 (ORCPT + 99 others); Tue, 13 Mar 2018 06:32:58 -0400 Received: from mail.bootlin.com ([62.4.15.54]:40086 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932574AbeCMKc4 (ORCPT ); Tue, 13 Mar 2018 06:32:56 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id B3CD220728; Tue, 13 Mar 2018 11:32:53 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost (242.171.71.37.rev.sfr.net [37.71.171.242]) by mail.bootlin.com (Postfix) with ESMTPSA id 03D4020873; Tue, 13 Mar 2018 11:32:29 +0100 (CET) From: Gregory CLEMENT To: Richard Genoud Cc: Stephen Boyd , Michael Turquette , Gregory CLEMENT , Ralph Sennhauser , linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] clk: mvebu: armada-38x: add support for missing clocks References: <20180308090300.23544-1-richard.genoud@gmail.com> <87h8pq4s92.fsf@bootlin.com> <877eqm4s68.fsf@bootlin.com> Date: Tue, 13 Mar 2018 11:32:29 +0100 In-Reply-To: (Richard Genoud's message of "Tue, 13 Mar 2018 11:20:35 +0100") Message-ID: <87k1ug1d1e.fsf@bootlin.com> User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/25.2 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Richard, On mar., mars 13 2018, Richard Genoud wrote: > On 08/03/2018 14:23, Gregory CLEMENT wrote: >> Hi, >> >> On jeu., mars 08 2018, Gregory CLEMENT wrote: >> >>> Hi Richard, >>> >>> On jeu., mars 08 2018, Richard Genoud wrote: >>> >>>> Clearfog boards can come with a CPU clocked at 1600MHz (commercial) >>>> or 1333MHz (industrial). >>>> >>>> They have also some dip-switches to select a different clock (666, 800, >>>> 1066, 1200). >>> >>> The patch looks goo and it will also be usefull for any other board >>> using these frequencies, thanks for this. I have only one small comment, >>> see below. >> >> >> I forgot to mention that you can add my >> >> Acked-by: Gregory CLEMENT >> >> Thanks, >> >> Gregory >> >>> >>> >>>> >>>> The funny thing is that the recovery button is on the MPP34 fq selector. >>>> So, when booting an industrial board with this button down, the frequency >>>> 666MHz is selected (and the kernel didn't boot). >>>> >>>> This patch add all the missing clocks. >>>> >>>> The only mode I didn't test is 2GHz (uboot found 4294MHz instead :/ ). >>>> >>>> Signed-off-by: Richard Genoud >>>> --- >>>> drivers/clk/mvebu/armada-38x.c | 14 +++++++------- >>>> 1 file changed, 7 insertions(+), 7 deletions(-) >>>> >>>> diff --git a/drivers/clk/mvebu/armada-38x.c b/drivers/clk/mvebu/armada-38x.c >>>> index 394aa6f03f01..9ff4ea63932d 100644 >>>> --- a/drivers/clk/mvebu/armada-38x.c >>>> +++ b/drivers/clk/mvebu/armada-38x.c >>>> @@ -46,11 +46,11 @@ static u32 __init armada_38x_get_tclk_freq(void __iomem *sar) >>>> } >>>> >>>> static const u32 armada_38x_cpu_frequencies[] __initconst = { >>>> - 0, 0, 0, 0, >>>> - 1066 * 1000 * 1000, 0, 0, 0, >>>> + 666 * 1000 * 1000, 0, 800 * 1000 * 1000, 0, >>>> + 1066 * 1000 * 1000, 0, 1200 * 1000 * 1000, 0, >>>> 1332 * 1000 * 1000, 0, 0, 0, >>>> 1600 * 1000 * 1000, 0, 0, 0, >>>> - 1866 * 1000 * 1000, >>>> + 1866 * 1000 * 1000, 0, 0, 2000 * 1000 * 1000, >>> >>> Maybe you could add a comment here to say that the 2GHz mode didn't have >>> been tested. > Well, if I add a comment there saying "2GHz mode hasn't been tested", > I'm afraid it will stay there forever, even after being tested. > (if it's working, nobody will look at it, and if it's not, it's in the > commit message anyway). OK fair enough. > > I was also thinking that this could go in -stable since it fixes a hang. > In this case, commit 9593f4f56cf5 ("clk: mvebu: armada-38x: add support for 1866MHz variants") > should also go with it. In this case you have to send a new version of your patch with the cc: stabale and Fixes: tags. Gregory > > > > Thanks ! > >>> >>> Thanks, >>> Gregory >>> >>> >>>> }; >>>> >>>> static u32 __init armada_38x_get_cpu_freq(void __iomem *sar) >>>> @@ -76,11 +76,11 @@ static const struct coreclk_ratio armada_38x_coreclk_ratios[] __initconst = { >>>> }; >>>> >>>> static const int armada_38x_cpu_l2_ratios[32][2] __initconst = { >>>> - {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>>> - {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> - {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> + {1, 2}, {0, 1}, {1, 2}, {0, 1}, >>>> + {1, 2}, {0, 1}, {1, 2}, {0, 1}, >>>> {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> + {1, 2}, {0, 1}, {0, 1}, {1, 2}, >>>> {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>>> {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>>> {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>>> @@ -91,7 +91,7 @@ static const int armada_38x_cpu_ddr_ratios[32][2] __initconst = { >>>> {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> - {1, 2}, {0, 1}, {0, 1}, {0, 1}, >>>> + {1, 2}, {0, 1}, {0, 1}, {7, 15}, >>>> {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>>> {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>>> {0, 1}, {0, 1}, {0, 1}, {0, 1}, >>> >>> -- >>> Gregory Clement, Bootlin (formerly Free Electrons) >>> Embedded Linux and Kernel engineering >>> http://bootlin.com >> > -- Gregory Clement, Bootlin (formerly Free Electrons) Embedded Linux and Kernel engineering http://bootlin.com