Received: by 10.213.65.68 with SMTP id h4csp464318imn; Tue, 13 Mar 2018 09:53:34 -0700 (PDT) X-Google-Smtp-Source: AG47ELsqYFuvZz67s8KfyB4kKy2BjtZN/TLYVBkORrIJVsY8piYBcDfwViyTE2uVlpeTcoA3cEev X-Received: by 10.98.56.131 with SMTP id f125mr1263725pfa.190.1520960014304; Tue, 13 Mar 2018 09:53:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1520960014; cv=none; d=google.com; s=arc-20160816; b=SXEeZIybL+N6Sxa73iB7Zc8u0dTt8LW7zVNUEonKSGsy44EvH+bIRg2zjCQ2xSZ+Z6 JUIQ9QOj8PnPyfc7Fbp0onrT2WscXpcW/4bJIm3NfMVhJUyCitYjmMW1RABXi2YMm+xl +6BfibRkEm0uCSbd1kqQu/MIOKs9qRUWIj+s0zitTnRdY5JQZnhC+9m95ch/DYDEF11L TuEzW8qoI2kU1yFaNGmpJDiE/sRxnSd240vLwJbVRK7GsoeiujDgZ90x/kmnAEjF4EQH s+ktAhcdEKHSKSBcGajoHHfGracfP4nkGB+2HzhLq1bloGQCpeWffoeGJqOL3OPpqFtf XoiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:content-id:mime-version :comments:references:in-reply-to:subject:cc:to:from :arc-authentication-results; bh=wJ7L0OQKq6FY1f9+2PYNsqDTRhmkn7EgNUNkHZoyqBk=; b=ZsSNhN+7MDcPJemQI6RAjfndMKd3YlZQkqStoy1vBXeF1pbHc/DDm8xLUQ4/5QBQF5 R5DEPh7HJtgr6RZOcPwZz6eGV5HgGjXwLX1YF25nWscJODitSwI/Myu0benAjMWlpptE iNGgu/rqyN2RZmNSDbhtTvyayA38Gkbb9isfRRhUuzVIkYWFc+H6wPRf+6VJkSSt3XMg l10c/2LX6fyVDH7yYx06EKI5aZrDTCudqqFhO3RRHzKB7SOLgvTZMl8WHhOb/Vxz8L4+ Lilsc08DBeXWRIdDcaqba3WrYqaEdBGny5qTJs1EwyjrUnxTPHVL3BGfSsCnvvINK0PL 8S4w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u82si323462pfg.389.2018.03.13.09.53.20; Tue, 13 Mar 2018 09:53:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752800AbeCMQvi (ORCPT + 99 others); Tue, 13 Mar 2018 12:51:38 -0400 Received: from h1.radempa.de ([176.9.142.194]:40714 "EHLO mail.cosmopool.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751615AbeCMQvg (ORCPT ); Tue, 13 Mar 2018 12:51:36 -0400 Received: from localhost (localhost [127.0.0.1]) by mail.cosmopool.net (Postfix) with ESMTP id EF0E2901182; Tue, 13 Mar 2018 17:51:33 +0100 (CET) Received: from mail.cosmopool.net ([127.0.0.1]) by localhost (mail.your-server.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id FFthhzxlQkMV; Tue, 13 Mar 2018 17:51:33 +0100 (CET) Received: from stardust.g4.wien.funkfeuer.at (77.118.223.116.wireless.dyn.drei.com [77.118.223.116]) by mail.cosmopool.net (Postfix) with ESMTPSA id A127F900252; Tue, 13 Mar 2018 17:51:32 +0100 (CET) Received: from lambda by stardust.g4.wien.funkfeuer.at with local (Exim 4.89) (envelope-from ) id 1evn97-0000U0-Fp; Tue, 13 Mar 2018 17:51:29 +0100 From: Harald Geyer To: Maxime Ripard cc: Chen-Yu Tsai , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Andre Przywara , Icenowy Zheng , info@olimex.com Subject: Re: [PATCH 3/5] arm64: dts: allwinner: a64: add simplefb for A64 SoC In-reply-to: <20180313153522.haeemlqbtuei5zb3@flea> References: <20180312161050.7647-1-harald@ccbib.org> <20180312161050.7647-4-harald@ccbib.org> <20180313082724.7optc2xwgqoiibtx@flea> <20180313153522.haeemlqbtuei5zb3@flea> Comments: In-reply-to Maxime Ripard message dated "Tue, 13 Mar 2018 16:35:22 +0100." MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-ID: <1858.1520959889.1@stardust.g4.wien.funkfeuer.at> Date: Tue, 13 Mar 2018 17:51:29 +0100 Message-Id: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Maxime Ripard writes: > Hi, > > On Tue, Mar 13, 2018 at 10:18:22AM +0100, Harald Geyer wrote: >> Maxime Ripard writes: >>> On Mon, Mar 12, 2018 at 04:10:48PM +0000, Harald Geyer wrote: >>>> The A64 SoC features two display pipelines, one has a LCD output, the >>>> other has a HDMI output. >>>> >>>> Add support for simplefb for the LCD output. Tested on Teres I. >>>> >>>> This patch was inspired by work of Icenowy Zheng. >>>> >>>> Signed-off-by: Harald Geyer >>>> --- >>>> arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 20 ++++++++++++++++++++ >>>> 1 file changed, 20 insertions(+) >>>> >>>> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >>> b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >>>> index ca1b365bc722..05d5e8def68a 100644 >>>> --- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >>>> +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >>>> @@ -52,6 +52,26 @@ >>>> #address-cells = <1>; >>>> #size-cells = <1>; >>>> >>>> + chosen { >>>> + #address-cells = <1>; >>>> + #size-cells = <1>; >>>> + ranges; >>>> + >>>> +/* >>>> + * The pipeline mixer0-lcd0 depends on clock CLK_MIXER0 from DE2 CCU. >>>> + * However there is no support for this clock on A64 yet, so we depend >>>> + * on the upstream clocks here to keep them (and thus CLK_MIXER0) up. >>>> + */ >>> >>> There's definitely support for the CLK_MIXER0 clock in the DE2 CCU >>> driver, so I guess this would need to be amended / fixed >> >> AFAIK on the A64 a special sram quirk is necessary, that never got merged: >> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1574303.html >> >> I asked Icenowy if I should resubmit her patch as part of this series, >> but was told further discussion is necessary. I'm sure she can better >> explain the details than me. >> >> Actually if it wasn't for the sram quirk, there is a simplefb patch by >> her, that could have been merged long ago: >> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1574304.html > > The issue with your patch is that, as soon as that clock is > functional, the DT with the node you were introducing here will no > longer be. > > And since people use their firmware DT or put them in NOR these days, > you can't really expect them to update them every release either. How is this a problem? - The clock can't be functional without adding a DT node for it's driver. So the breakage can only happen on DT update, which means we can avoid it, by moving the clocks to the proper places when we add the node actually using them for real. > I guess a proper solution would be to respin that patch. Sure, but as mentioned above I offered to do that and was told not to. As a compromise I could also move the simple framebuffer node from the A64 dtsi to the teres-i dts, where we know that the DT can be updated easily? Thanks for your consideration, Harald