Received: by 10.213.65.68 with SMTP id h4csp943515imn; Wed, 14 Mar 2018 05:07:17 -0700 (PDT) X-Google-Smtp-Source: AG47ELvNnJaSnBqHQw1U1pjbinGU+dMfD8a58oBa58HejkZpu198kfYSKHpPYV6vebLTVONBwlzM X-Received: by 10.98.29.9 with SMTP id d9mr954411pfd.57.1521029237347; Wed, 14 Mar 2018 05:07:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521029237; cv=none; d=google.com; s=arc-20160816; b=r5mI9nhRWTh/4XQACYPIn+5TCzMxzNK9A9w/N/whzU/XyKd49gazCdarYorRCVGx+5 ZvZwTFiBvXm/WxvXvbvIj6AA1W27nOVbKlkZl8U+85x48LeqpjrRTHK47ylkWccm5fD4 Zop6oFT0YpD9zwIxQbco7T3mlSRoa9FeVp5Peg5b6duotrXbu78wQKdUsICWh2HvEixN brEV8qpilIjfu497u97R+aJeDPlQvglgVXEZuSZ5ZFZx1dzWwrxeekgkdnxxQNwGdEXd IP2UVFTelBvnssbHKa7bw4Dc5EGPyIJaNuAgc5MU9Bbue/8zrKk2J6It931i17nGp+ij cS7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject :arc-authentication-results; bh=R7cQYLD+dFxC1CwxRVtU0avpB6oZdS6g0c0wl/+pHY0=; b=lFe9lzd/WeG1V71veLALenwapH4ekt9f18cGFMgB08E4hcry8p5v2rfBrq9+y0CjqC l7LgQGyFP7UURBo3c1BVvHBL/IlDigZS8gVx0eQfpXDe3rUPl1BUeRbOQksGkoHhdsHs +DSiA+kV8DuhUVIY8cnqaQIXDfrNU3kbP/XZ03AUUDB4feZpmg2JqhtvALpp9KSyg4XM mAxoakp5HVY3DRzPT9eN/+tk0JpRhoHASlvDT4X3t6NCpuZJsoZ4ruK1s1tep56iU8T4 K6ssTAAnY0+N9hzM60kiA53QmhVYtLMyPDxSnffY9RGG59mJOl0UfcitFfeSoQfK6KFL 8b0g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 195si1767392pgd.520.2018.03.14.05.06.36; Wed, 14 Mar 2018 05:07:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751649AbeCNMEz (ORCPT + 99 others); Wed, 14 Mar 2018 08:04:55 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:51452 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751289AbeCNMEx (ORCPT ); Wed, 14 Mar 2018 08:04:53 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9F08915AB; Wed, 14 Mar 2018 05:04:53 -0700 (PDT) Received: from [10.1.207.62] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A6A1E3F487; Wed, 14 Mar 2018 05:04:51 -0700 (PDT) Subject: Re: [PATCH v2 1/2] irqchip: stm32: Optimizes and cleans up stm32-exti irq_domain To: =?UTF-8?Q?Rados=c5=82aw_Pietrzyk?= Cc: Thomas Gleixner , Jason Cooper , Maxime Coquelin , Alexandre Torgue , Linus Walleij , Benjamin Gaignard , Philipp Zabel , open list , "moderated list:ARM/STM32 ARCHITECTURE" , "open list:GPIO SUBSYSTEM" , Ludovic BARRE References: <6491f248c6748f21a2acf310e186d2be4f9b4e4c.1519374248.git.radoslaw.pietrzyk@gmail.com> From: Marc Zyngier Organization: ARM Ltd Message-ID: <118e66b4-3137-7af5-b93d-b1949fad575c@arm.com> Date: Wed, 14 Mar 2018 12:04:50 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-GB Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 14/03/18 11:46, Radosław Pietrzyk wrote: > Hi Marc, > We had a quite fruitful discussion in this mail thread regarding this > topic and Ludovic acked it so recently I have asked Thomas if he still > needs this v3 patch with detailed explanation especially as v2 version > of stm32-gpio patch has been already taken by Linus. However if you > require I can resend v3 of this patch only with this detailed explanation. That'd be useful. The changelog is the only thing that will be left from this discussion, so it'd better be complete and accurate. If you quickly send a v3 for this single patch, I'll queue it right away. Thanks, M. > > 2018-03-14 12:09 GMT+01:00 Marc Zyngier >: > > Radoslaw, > > On 23/02/18 08:42, Thomas Gleixner wrote: > > Radoslaw, > > > > On Fri, 23 Feb 2018, Radoslaw Pietrzyk wrote: > > > >> - discards setting handle_simple_irq handler for hierarchy interrupts > >> - removes acking in chained irq handler as this is done by > >> irq_chip itself inside handle_edge_irq > >> - removes unneeded irq_domain_ops.xlate callback > > > > if that's all functionally correct, then this is a nice cleanup. Though > > from the above changelog its hard to tell because it merily tells WHAT the > > patch does, but not WHY. The WHY is the important information for a > > reviewer who is not familiar with the particular piece of code/hardware. > > > > Can you please amend the changelog with proper explanations why a > > particular piece of code is not needed or has to be changed to something > > else? > > Any update on this? I'd like to queue this for 4.17, but Thomas' > comments should be addressed before that happens. Ca you please respin a > version with a better change log and the various review tags? > > Thanks, > >         M. > -- > Jazz is not dead. It just smells funny... > > -- Jazz is not dead. It just smells funny...