Received: by 10.213.65.68 with SMTP id h4csp1255711imn; Wed, 14 Mar 2018 14:32:25 -0700 (PDT) X-Google-Smtp-Source: AG47ELuzQN43apMWwHa+Z/Es++WbaR/Qh3LClwhXEvkM1xGf5qGApKRCPsBXuf3NVwFQWP3rYZ/B X-Received: by 2002:a17:902:b704:: with SMTP id d4-v6mr5504501pls.406.1521063144981; Wed, 14 Mar 2018 14:32:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521063144; cv=none; d=google.com; s=arc-20160816; b=XYuVHyPQsc6jI6Lup6a0MMNU1f42jPOqOkDSnhUpl0WZyxkiom6D7nGkY7UhrsWFin KOW3jCfW+sdx34DnPSj12r/JBAqxHD5BnRpP7xLevambcrbBzL8Xxgy3gLsncgwJ01TM GebfIt14SFj6zh0VPPs6tFCrRrBKtbMp4JdOuyppuWMh+3Vs6g8LC+spn3dzNa5qCn6D S8p1TvjYB84t6/almVtXfon+Lt949k9afuuF2iUt3Y+LF0O12QBtNKbXTO8xJZRr410a QPHIRU8zNqqIOx4Wdw+IPP0qAO8PCBkvNWHqcKmR5E/xvZKS9IvKRBioPSC7VJ4t3IF1 7kJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=YqZSKr1xP1rvjWeYmhxuv0bNsUNC8vPoxT5XOVLxW0w=; b=T8LhQbCLMF0JU8+/R7OVTKip4Ob4BEioahNJEdtKUV4jyt5rhADN+3iXwEGjp52/GD nUfH3UPxwnJ9ijAb0l4BTq4Yr0zbisen9FqPdU9eV46E51w2qyj5bygcrKCeGCKskuXi RbS28jK7RGBUQHMeG5kGvoyFsZJ4FYvmZm4lk/r7iFre6cPKvEwzNS6fqqcwNs9JU5iM cgGZpzPzcMy9ux4UxrLRYjHcIQKZ1ebQJ4t2rIcDqMd2hcbw2J9TKb+22YWS7fODZgJ7 S50b2H3CGjCxVKkaxwsVL3lWsrzZ8R2fw+RNtJa8DHunvi2H4ajox64wKE292S+asgVy ySeA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=nYW6/4/h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k6si2439991pgp.709.2018.03.14.14.32.09; Wed, 14 Mar 2018 14:32:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=nYW6/4/h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751414AbeCNVbJ (ORCPT + 99 others); Wed, 14 Mar 2018 17:31:09 -0400 Received: from mail-ot0-f195.google.com ([74.125.82.195]:41587 "EHLO mail-ot0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750779AbeCNVbH (ORCPT ); Wed, 14 Mar 2018 17:31:07 -0400 Received: by mail-ot0-f195.google.com with SMTP id i28-v6so105453otf.8; Wed, 14 Mar 2018 14:31:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=YqZSKr1xP1rvjWeYmhxuv0bNsUNC8vPoxT5XOVLxW0w=; b=nYW6/4/hsRf1M5kjDTcBim7IPTPiSZE2l0pHfiShZHlDEfuNMQqdiBipITsIktSbq+ CXd3CPYmwOiGWLt86xUg7wszIMsfLaez1n3bhASm2MobE4+bmd4KwjCvgeJYog+oLb5q h6xG/IiRBlBsT+qB8SYIPnceGsnd8USmRFuZ/o9iM8QZdNv00cmbznoKtuQI6bfvZPJr gr5Zxo8xUkIclGNwWxsYu4FIHMjJhVZI6YI1pCpFToXKpvgzp23TAUAQPCs0pOFNuYPQ 8ocxdnp32OLKIguvP9yqspCUraxl1ELbKNkR7v3DiGzsejEnDUH7YGLicSd6sq5nmiNN 4vtA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=YqZSKr1xP1rvjWeYmhxuv0bNsUNC8vPoxT5XOVLxW0w=; b=nfBy+Kt8BvlfY2gd8vp85hUwcJI0j0vHFlEeBSiMohGtCpPhjWnVPCpuRID8n60TXy m4nkL6Jtl7wO2fTez1ycBiiDeHWB1leMCO/3+fNinecpOwhdtbj8rRrJa47eOk5IFy+i id1GkVWRM9BEHAztrb2+X5OlxYgFCeNs0Du6idH83emLv06orArF9MtVNoIwMvWvg7Y0 C6Z/AB3PHG/GGVk1U6rc4oD/AT+MQkikmU/lDAIVAUQWZkVHjqRHtvF3nKUkuz5O70xW 45gCiNusdadN5R/7DAGnH1aTyQYBMZWCkb6Ci8Nym4413z6OAG74ahs7TUrp2GE7wUO/ VwYw== X-Gm-Message-State: AElRT7GMjNnPcfGUTEFzV9NWDkuUvOP3patbex3IhK3eFEF6U65ggbx0 dBSL2HHq8G5OuZL+EdocUy7dMZlFqBzBy3abMa4= X-Received: by 10.157.81.77 with SMTP id u13mr4341477oti.313.1521063066485; Wed, 14 Mar 2018 14:31:06 -0700 (PDT) MIME-Version: 1.0 Received: by 10.201.45.131 with HTTP; Wed, 14 Mar 2018 14:31:05 -0700 (PDT) In-Reply-To: <1520897374.23626.82.camel@codethink.co.uk> References: <20180310001807.213987241@linuxfoundation.org> <20180310001807.970379538@linuxfoundation.org> <1520897374.23626.82.camel@codethink.co.uk> From: Adam Ford Date: Wed, 14 Mar 2018 16:31:05 -0500 Message-ID: Subject: Re: [PATCH 4.4 13/36] ARM: dts: LogicPD Torpedo: Fix I2C1 pinmux To: Ben Hutchings Cc: Tony Lindgren , stable@vger.kernel.org, Greg Kroah-Hartman , LKML Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Mar 12, 2018 at 6:29 PM, Ben Hutchings wrote: > On Fri, 2018-03-09 at 16:18 -0800, Greg Kroah-Hartman wrote: >> 4.4-stable review patch. If anyone has any objections, please let me know. >> >> ------------------ >> >> From: Adam Ford >> >> commit 74402055a2d3ec998a1ded599e86185a27d9bbf4 upstream. >> >> The pinmuxing was missing for I2C1 which was causing intermittent issues >> with the PMIC which is connected to I2C1. The bootloader did not quite >> configure the I2C1 either, so when running at 2.6MHz, it was generating >> errors at time. >> >> This correctly sets the I2C1 pinmuxing so it can operate at 2.6MHz >> >> Fixes: 687c27676151 ("ARM: dts: Add minimal support for LogicPD Torpedo >> DM3730 devkit") >> >> Signed-off-by: Adam Ford >> Signed-off-by: Tony Lindgren >> Signed-off-by: Greg Kroah-Hartman >> >> --- >> arch/arm/boot/dts/logicpd-torpedo-som.dtsi | 8 ++++++++ >> 1 file changed, 8 insertions(+) >> >> --- a/arch/arm/boot/dts/logicpd-torpedo-som.dtsi >> +++ b/arch/arm/boot/dts/logicpd-torpedo-som.dtsi >> @@ -90,6 +90,8 @@ >> }; >> >> &i2c1 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&i2c1_pins>; >> clock-frequency = <2600000>; >> >> twl: twl@48 { >> @@ -146,6 +148,12 @@ >> OMAP3630_CORE2_IOPAD(0x25da, PIN_INPUT_PULLUP | MUX_MODE2) /* etk_ctl.sdmmc3_cmd */ >> >; >> }; >> + i2c1_pins: pinmux_i2c1_pins { >> + pinctrl-single,pins = < >> + OMAP3_CORE1_IOPAD(0x21ba, PIN_INPUT | MUX_MODE0) /* i2c1_scl.i2c1_scl */ >> + OMAP3_CORE1_IOPAD(0x21bc, PIN_INPUT | MUX_MODE0) /* i2c1_sda.i2c1_sda */ >> + >; >> + }; > > This is being added under &omap3_pmx_core2, but upstream it was added > under &omap3_pmx_core. Does that matter? I would agree with you that it should be under the omap3_pmx_core I have been trying to get time to run tests on this, but due to a hard drive corruption, I haven't been able to do much for the past several days. Greg - If I find it doesn't doesn't work as-is, do you want me to submit a patch to you directly, or go through alternative means? adam > > Ben. > >> }; >> >> #include "twl4030.dtsi" >> >> >> > -- > Ben Hutchings > Software Developer, Codethink Ltd. >