Received: by 10.213.65.68 with SMTP id h4csp125865imn; Thu, 15 Mar 2018 19:56:56 -0700 (PDT) X-Google-Smtp-Source: AG47ELvQIQLRlQ6WBjfdsXVWFDYQj0HfUTHzanPjZ0jIOPbQ5lO4v954ipxV1xpDg2loQx7YGTwC X-Received: by 2002:a17:902:1665:: with SMTP id g92-v6mr222212plg.195.1521169016595; Thu, 15 Mar 2018 19:56:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521169016; cv=none; d=google.com; s=arc-20160816; b=CFUwII8k8xUqDEblTOIo18R6uDDbv4OB+3Oo/ioJz88iyXRm0D8TifKhove06PPDrl mSAc/qtgEKxyUgoJBG/uty4tkN0hVA1exKtNkBC35o2GEIDqWVHd2aPIOn3aHb4ytmAs Hdp4Gg9Tnfh2FvajTzaf8TYjgdLn8cwH0sYQn8UMLqzd5CoUSI4TSb9FFpsbB3fyOPNS +o3mN6y5iihYJVZL6+tF4bER3fgMcqsfxvlDL1Ki6Aa58ayp44mv1BhKrWgER+7SX6/B qobB9xI67DM1BAYFa7HBi7w6buM+PNf6DRXhayhp6+rWrPON/1KhSEDbksSml9/9drQL lWJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=qUnOd2vpd4QYx6gWXKJeDuWyRLY9X0yKYWkgghOmwEk=; b=CQnvmLU7diA1GdsAm91lflLlnmTTeThBPtl6YN9Rg3FST5iJ2IOJwM0kqrvfwQ2PdC sJKScNTU2MSn4xs57/rUvFiT+sbjFvpVBKb0DXhgS3I3o6ISMZ4Bq6EYEWYLhQSNHl3A gaID8fbVEXYFdhT+y9T5yfHLJbb2D5qeKtCZX6hELeEPwwTAnV6v7mstdf3WELKiFHwX GOeUzPIU4uagcNblSh/VshTpGxsDAlV1FRlfY91bX5pLxgWDjTctZ8xUY4/P78heB8Tk 3jix2iASlamR6VWb8e7xg7o22UcXzaJEaxi3hmXkuPUo8qYSDeRt8LMytHBTB4xBDKTn Cydg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=eeQ7TifB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p17si4285879pgq.8.2018.03.15.19.56.42; Thu, 15 Mar 2018 19:56:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=eeQ7TifB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933281AbeCPCz2 (ORCPT + 99 others); Thu, 15 Mar 2018 22:55:28 -0400 Received: from vern.gendns.com ([206.190.152.46]:55563 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753042AbeCPCyG (ORCPT ); Thu, 15 Mar 2018 22:54:06 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=qUnOd2vpd4QYx6gWXKJeDuWyRLY9X0yKYWkgghOmwEk=; b=eeQ7TifBJTuuAwat2Kuy9RzH9 AR93SAnZOL5ZeooV4Yy4WV4aCyJidS5CYDILNpvTesUPHdaGhr28srpduYXXSBGM0HQhguIq/O6YW exOiCIrGr3mQjRIs2ir7aFvLtoDLxfz612AY7kiiobZ6cltcdqZWlFZFwXEpEgJL3bAQF4od+fhc0 nRF+bXYFC8dozlGzjwzllIeYesgRyQWE+muFzJSltQhL7hHOCVXWYxt8fagPs0iWeXN0KqYuZBNJ9 pf7es4mCyLqUYIBqtHdQUsBbUY2fG+XjJf6rbNOT+bpg8H23FDC6IJns5B7VHtbz4uB4Ky8jCwvIg vf0qI56sg==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:44986 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1ewfTS-002UlD-5z; Thu, 15 Mar 2018 22:52:06 -0400 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v8 26/42] ARM: davinci: dm646x: add new clock init using common clock framework Date: Thu, 15 Mar 2018 21:52:42 -0500 Message-Id: <1521168778-27236-27-git-send-email-david@lechnology.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1521168778-27236-1-git-send-email-david@lechnology.com> References: <1521168778-27236-1-git-send-email-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds the new board-specific clock init in mach-davinci/dm646x.c using the new common clock framework drivers. The #ifdefs are needed to prevent compile errors until the entire ARCH_DAVINCI is converted. Also clean up the #includes since we are adding some here. Signed-off-by: David Lechner --- v8 changes: - register clkdev lookup for ref_clk and aux_clkin v7 changes: - add clock platform device declarations - register platform devices instead of registering clocks directly - add davinci prefix to commit description v6 changes: - add blank lines between function calls arch/arm/mach-davinci/board-dm646x-evm.c | 2 + arch/arm/mach-davinci/davinci.h | 1 + arch/arm/mach-davinci/dm646x.c | 85 +++++++++++++++++++++++++++++--- 3 files changed, 80 insertions(+), 8 deletions(-) diff --git a/arch/arm/mach-davinci/board-dm646x-evm.c b/arch/arm/mach-davinci/board-dm646x-evm.c index 2d37f5b..d672804 100644 --- a/arch/arm/mach-davinci/board-dm646x-evm.c +++ b/arch/arm/mach-davinci/board-dm646x-evm.c @@ -772,6 +772,8 @@ static __init void evm_init(void) int ret; struct davinci_soc_info *soc_info = &davinci_soc_info; + dm646x_register_clocks(); + ret = dm646x_gpio_register(); if (ret) pr_warn("%s: GPIO init failed: %d\n", __func__, ret); diff --git a/arch/arm/mach-davinci/davinci.h b/arch/arm/mach-davinci/davinci.h index 2861a6f..a200977 100644 --- a/arch/arm/mach-davinci/davinci.h +++ b/arch/arm/mach-davinci/davinci.h @@ -115,6 +115,7 @@ int dm644x_gpio_register(void); /* DM646x function declarations */ void dm646x_init(void); void dm646x_init_time(unsigned long ref_clk_rate, unsigned long aux_clkin_rate); +void dm646x_register_clocks(void); void dm646x_init_mcasp0(struct snd_platform_data *pdata); void dm646x_init_mcasp1(struct snd_platform_data *pdata); int dm646x_init_edma(struct edma_rsv_info *rsv); diff --git a/arch/arm/mach-davinci/dm646x.c b/arch/arm/mach-davinci/dm646x.c index e1d6e92..553782f 100644 --- a/arch/arm/mach-davinci/dm646x.c +++ b/arch/arm/mach-davinci/dm646x.c @@ -8,29 +8,33 @@ * is licensed "as is" without any warranty of any kind, whether express * or implied. */ +#include +#include #include #include #include -#include -#include -#include #include #include +#include +#include #include +#include #include #include -#include "psc.h" #include -#include #include -#include +#include +#include "asp.h" #include "davinci.h" -#include "clock.h" #include "mux.h" -#include "asp.h" + +#ifndef CONFIG_COMMON_CLK +#include "clock.h" +#include "psc.h" +#endif #define DAVINCI_VPIF_BASE (0x01C12000) @@ -46,6 +50,7 @@ #define DM646X_EMAC_CNTRL_RAM_OFFSET 0x2000 #define DM646X_EMAC_CNTRL_RAM_SIZE 0x2000 +#ifndef CONFIG_COMMON_CLK static struct pll_data pll1_data = { .num = 1, .phys_base = DAVINCI_PLL1_BASE, @@ -356,6 +361,7 @@ static struct clk_lookup dm646x_clks[] = { CLK(NULL, "vpif1", &vpif1_clk), CLK(NULL, NULL, NULL), }; +#endif static struct emac_platform_data dm646x_emac_pdata = { .ctrl_reg_offset = DM646X_EMAC_CNTRL_OFFSET, @@ -953,10 +959,73 @@ void __init dm646x_init(void) void __init dm646x_init_time(unsigned long ref_clk_rate, unsigned long aux_clkin_rate) { +#ifdef CONFIG_COMMON_CLK + struct clk *clk; + + clk = clk_register_fixed_rate(NULL, "ref_clk", NULL, 0, ref_clk_rate); + clk_register_clkdev(clk, "ref_clk", "dm646x-psc"); + davinci_timer_init(clk); + + clk = clk_register_fixed_rate(NULL, "aux_clkin", NULL, 0, aux_clkin_rate); + clk_register_clkdev(clk, "aux_clkin", "dm646x-psc"); +#else ref_clk.rate = ref_clk_rate; aux_clkin.rate = aux_clkin_rate; davinci_clk_init(dm646x_clks); davinci_timer_init(&timer0_clk); +#endif +} + +static struct resource dm646x_pll1_resources[] = { + { + .start = DAVINCI_PLL1_BASE, + .end = DAVINCI_PLL1_BASE + SZ_4K - 1, + .flags = IORESOURCE_MEM, + }, +}; + +static struct platform_device dm646x_pll1_device = { + .name = "dm646x-pll1", + .id = -1, + .resource = dm646x_pll1_resources, + .num_resources = ARRAY_SIZE(dm646x_pll1_resources), +}; + +static struct resource dm646x_pll2_resources[] = { + { + .start = DAVINCI_PLL2_BASE, + .end = DAVINCI_PLL2_BASE + SZ_4K - 1, + .flags = IORESOURCE_MEM, + }, +}; + +static struct platform_device dm646x_pll2_device = { + .name = "dm646x-pll2", + .id = -1, + .resource = dm646x_pll2_resources, + .num_resources = ARRAY_SIZE(dm646x_pll2_resources), +}; + +static struct resource dm646x_psc_resources[] = { + { + .start = DAVINCI_PWR_SLEEP_CNTRL_BASE, + .end = DAVINCI_PWR_SLEEP_CNTRL_BASE + SZ_4K - 1, + .flags = IORESOURCE_MEM, + }, +}; + +static struct platform_device dm646x_psc_device = { + .name = "dm646x-psc", + .id = -1, + .resource = dm646x_psc_resources, + .num_resources = ARRAY_SIZE(dm646x_psc_resources), +}; + +void __init dm646x_register_clocks(void) +{ + platform_device_register(&dm646x_pll1_device); + platform_device_register(&dm646x_pll2_device); + platform_device_register(&dm646x_psc_device); } static int __init dm646x_init_devices(void) -- 2.7.4