Received: by 10.213.65.68 with SMTP id h4csp127881imn; Thu, 15 Mar 2018 20:02:23 -0700 (PDT) X-Google-Smtp-Source: AG47ELvDM/H9RUYMSN7pxzS0cOMnUvDjPqkUzik4iLGl0gaUrMaD+q95+BU9UMm5P6YDMOu6Vb5l X-Received: by 10.99.124.92 with SMTP id l28mr168496pgn.51.1521169343474; Thu, 15 Mar 2018 20:02:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521169343; cv=none; d=google.com; s=arc-20160816; b=a9NmkzUvQywLTx9Z65386f6S0zDc1O/SJ2D2QZpm93oGZXigDAaJ4XyxZpKIWwY4yE mTewBMmPa2+qa76ca0mi61V4opwUz26YBwvY2/x9jNNZW0bZUG8nShXnIyKC/zX9Zx2i NEJ8q8Qyp9VpZeYarGtubm1vF4gYtS19kfuEMHm21L32QsaUyhcVnftGXUmyIzLrYD6a 10PFA92DXJoDjmEEWqSS9U0zcC9o9FcHRCDBqLhjuBEirL5AxXbPS2D4DOaRtP0hfh/4 zgpls3kxXt/2aJkGBTRbocvxjuxtj0dK8ZpdzrTEIChQvW6kLkuJB+Q6gezileE8k50A jZ6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=wUyhMzhNNLEGgR2KuY1p//aWk4T0yeno6fmEBAbmJH4=; b=WC92aj9WRkF6d5mx4ypf5hf8YnktjI22lEj+cGU6vnmOkcrR/ru9kG5Og8bHuFFThY +ZkIbCBezdrtgpnQ5eYiSreGbRmgSKscZJIEMdhErh64PZ8WUH53XYbi19E13UVLDnhk zJEe40f3tG85KUxisI/a2SFXi+1fnKtv032FBCbPLOi4hdsbTr2AfKLCkk7Hx7k7DgE0 wNokn+5L0jz4zTxea33kYH4dmDjJjmPpYmjhjrfYc9oL26LhWFiCMaPekAM06QjxGYv7 DEOMl1nRJwu76aMIkziGUQ38VvOqkZnPchuzlM9kShexUpN8ki7Tq5V6vX6zFlRuf2VN 9BOQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=lYjBVcWL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e9si4362063pgt.533.2018.03.15.20.02.09; Thu, 15 Mar 2018 20:02:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=lYjBVcWL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933026AbeCPCxe (ORCPT + 99 others); Thu, 15 Mar 2018 22:53:34 -0400 Received: from vern.gendns.com ([206.190.152.46]:55327 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932984AbeCPCx3 (ORCPT ); Thu, 15 Mar 2018 22:53:29 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=wUyhMzhNNLEGgR2KuY1p//aWk4T0yeno6fmEBAbmJH4=; b=lYjBVcWLb38ywssUraJcHw1oW VYNKaWS5poFztREP6FqvlVJwhV8oPePKuP8C8KBcHS6v9570/Yi4ek3pyEm+DCwCqtEyE9+2rWVUq iXqIkDRwsgXH+LuAAWy44VfzY+MfRPdSNXFOiIxFYNGwKn9eezvAtFsbO0OsOQbLqryOjpmyhznhp QyUuBgQQ1MZm0hl2+w4xahV2ytkuHPvVdJvXnRynmquhQ6o9HJHFmBMY+FKJqdKVv4KuThyrjeZeB e+4TgkQAGCJyYX81Wb8atljPPxYWzvh4KKxAhQQcELIS1LIvxmKF9B4PUwBN6esinaNhXHHce0MQz 0wdUoym9A==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:44986 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1ewfSq-002UlD-ST; Thu, 15 Mar 2018 22:51:29 -0400 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v8 03/42] clk: davinci: Add platform information for TI DA830 PLL Date: Thu, 15 Mar 2018 21:52:19 -0500 Message-Id: <1521168778-27236-4-git-send-email-david@lechnology.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1521168778-27236-1-git-send-email-david@lechnology.com> References: <1521168778-27236-1-git-send-email-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds platform-specific declarations for the PLL clocks on TI DA830/ OMAP-L137/AM17XX SoCs. Signed-off-by: David Lechner --- v8 changes: - drop __init and __initconst attributes - add a clkdev lookup for each SYSCLK v7 changes: - include clkdev lookup registration here instead of in mach-davinci - Add platform_device_id lookup v6 changes: - Added da830_pll_info with controller-specific information - Add empty lines between function calls drivers/clk/davinci/Makefile | 1 + drivers/clk/davinci/pll-da830.c | 70 +++++++++++++++++++++++++++++++++++++++++ drivers/clk/davinci/pll.c | 1 + drivers/clk/davinci/pll.h | 4 +++ 4 files changed, 76 insertions(+) create mode 100644 drivers/clk/davinci/pll-da830.c diff --git a/drivers/clk/davinci/Makefile b/drivers/clk/davinci/Makefile index d9673bd..9061e19 100644 --- a/drivers/clk/davinci/Makefile +++ b/drivers/clk/davinci/Makefile @@ -2,4 +2,5 @@ ifeq ($(CONFIG_COMMON_CLK), y) obj-y += pll.o +obj-$(CONFIG_ARCH_DAVINCI_DA830) += pll-da830.o endif diff --git a/drivers/clk/davinci/pll-da830.c b/drivers/clk/davinci/pll-da830.c new file mode 100644 index 0000000..929a3d3 --- /dev/null +++ b/drivers/clk/davinci/pll-da830.c @@ -0,0 +1,70 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PLL clock descriptions for TI DA830/OMAP-L137/AM17XX + * + * Copyright (C) 2018 David Lechner + */ + +#include +#include +#include +#include + +#include "pll.h" + +static const struct davinci_pll_clk_info da830_pll_info = { + .name = "pll0", + .pllm_mask = GENMASK(4, 0), + .pllm_min = 4, + .pllm_max = 32, + .pllout_min_rate = 300000000, + .pllout_max_rate = 600000000, + .flags = PLL_HAS_CLKMODE | PLL_HAS_PREDIV | PLL_HAS_POSTDIV, +}; + +/* + * NB: Technically, the clocks flagged as SYSCLK_FIXED_DIV are "fixed ratio", + * meaning that we could change the divider as long as we keep the correct + * ratio between all of the clocks, but we don't support that because there is + * currently not a need for it. + */ + +SYSCLK(2, pll0_sysclk2, pll0_pllen, 5, SYSCLK_FIXED_DIV); +SYSCLK(3, pll0_sysclk3, pll0_pllen, 5, 0); +SYSCLK(4, pll0_sysclk4, pll0_pllen, 5, SYSCLK_FIXED_DIV); +SYSCLK(5, pll0_sysclk5, pll0_pllen, 5, 0); +SYSCLK(6, pll0_sysclk6, pll0_pllen, 5, SYSCLK_FIXED_DIV); +SYSCLK(7, pll0_sysclk7, pll0_pllen, 5, 0); + +int da830_pll_init(struct device *dev, void __iomem *base) +{ + struct clk *clk; + + davinci_pll_clk_register(dev, &da830_pll_info, "ref_clk", base); + + clk = davinci_pll_sysclk_register(dev, &pll0_sysclk2, base); + clk_register_clkdev(clk, "pll0_sysclk2", "da830-psc0"); + clk_register_clkdev(clk, "pll0_sysclk2", "da830-psc1"); + + clk = davinci_pll_sysclk_register(dev, &pll0_sysclk3, base); + clk_register_clkdev(clk, "pll0_sysclk3", "da830-psc0"); + + clk = davinci_pll_sysclk_register(dev, &pll0_sysclk4, base); + clk_register_clkdev(clk, "pll0_sysclk4", "da830-psc0"); + clk_register_clkdev(clk, "pll0_sysclk4", "da830-psc1"); + + clk = davinci_pll_sysclk_register(dev, &pll0_sysclk5, base); + clk_register_clkdev(clk, "pll0_sysclk5", "da830-psc1"); + + clk = davinci_pll_sysclk_register(dev, &pll0_sysclk6, base); + clk_register_clkdev(clk, "pll0_sysclk6", "da830-psc0"); + + clk = davinci_pll_sysclk_register(dev, &pll0_sysclk7, base); + + clk = davinci_pll_auxclk_register(dev, "pll0_auxclk", base); + clk_register_clkdev(clk, NULL, "i2c_davinci.1"); + clk_register_clkdev(clk, "timer0", NULL); + clk_register_clkdev(clk, NULL, "davinci-wdt"); + + return 0; +} diff --git a/drivers/clk/davinci/pll.c b/drivers/clk/davinci/pll.c index 22ee95c..eaf8049 100644 --- a/drivers/clk/davinci/pll.c +++ b/drivers/clk/davinci/pll.c @@ -775,6 +775,7 @@ static const struct of_device_id davinci_pll_of_match[] = { }; static const struct platform_device_id davinci_pll_id_table[] = { + { .name = "da830-pll", .driver_data = (kernel_ulong_t)da830_pll_init }, { } }; diff --git a/drivers/clk/davinci/pll.h b/drivers/clk/davinci/pll.h index 52103ae..0de2c61 100644 --- a/drivers/clk/davinci/pll.h +++ b/drivers/clk/davinci/pll.h @@ -117,4 +117,8 @@ int of_davinci_pll_init(struct device *dev, u8 max_sysclk_id, void __iomem *base); +/* Platform-specific callbacks */ + +int da830_pll_init(struct device *dev, void __iomem *base); + #endif /* __CLK_DAVINCI_PLL_H___ */ -- 2.7.4